URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 1364 |
Rev 1367 |
Line 22... |
Line 22... |
|
|
#include <stdio.h>
|
#include <stdio.h>
|
|
|
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
|
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
|
|
|
#define MAX_UARTS 4 /* Max. number of UARTs simulated */
|
|
#define MAX_DMAS 4 /* Max. number of DMA controllers */
|
#define MAX_DMAS 4 /* Max. number of DMA controllers */
|
#define MAX_ETHERNETS 4 /* Max. number of Ethernet MACs */
|
#define MAX_ETHERNETS 4 /* Max. number of Ethernet MACs */
|
#define MAX_GPIOS 4 /* Max. number of GPIO modules */
|
#define MAX_GPIOS 4 /* Max. number of GPIO modules */
|
#define MAX_MEMORIES 16 /* Max. number of memory devices attached */
|
#define MAX_MEMORIES 16 /* Max. number of memory devices attached */
|
#define MAX_VGAS 4 /* Max. number of VGAs */
|
#define MAX_VGAS 4 /* Max. number of VGAs */
|
Line 42... |
Line 41... |
struct config {
|
struct config {
|
struct {
|
struct {
|
int enabled; /* Is tick timer enabled? */
|
int enabled; /* Is tick timer enabled? */
|
} tick;
|
} tick;
|
|
|
int nuarts;
|
|
struct {
|
|
int jitter; /* CZ 250801 - in msecs...time to block */
|
|
unsigned long baseaddr; /* Naturally aligned base address */
|
|
int irq; /* IRQ of this device */
|
|
unsigned long vapi_id; /* VAPI id for this instance */
|
|
int uart16550; /* Whether this device is uart 16450 or 16550 */
|
|
char channel[STR_SIZE]; /* How to communicate with host */
|
|
} uarts[MAX_UARTS];
|
|
|
|
int ndmas;
|
int ndmas;
|
struct {
|
struct {
|
unsigned long baseaddr;
|
unsigned long baseaddr;
|
int irq; /* IRQ of this device */
|
int irq; /* IRQ of this device */
|
unsigned long vapi_id; /* VAPI id for this instance */
|
unsigned long vapi_id; /* VAPI id for this instance */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.