OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [Makefile.am] - Diff between revs 1353 and 1745

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1353 Rev 1745
Line 1... Line 1...
 
# Makefile.am -- Top level automake configuration file
#
#
 
# Copyright (C) 1999 OpenCores
 
# Copyright (C) 2008 Embecosm Limited
#
#
 
# Contributor Jeremy Bennett 
#
#
 
# This file is part of OpenRISC 1000 Architectural Simulator.
#
#
 
# This program is free software; you can redistribute it and/or modify it
 
# under the terms of the GNU General Public License as published by the Free
 
# Software Foundation; either version 3 of the License, or (at your option)
 
# any later version.
#
#
 
# This program is distributed in the hope that it will be useful, but WITHOUT
 
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 
# more details.
 
#
 
# You should have received a copy of the GNU General Public License along
 
# with this program.  If not, see .
 
 
 
 
 
SUBDIRS               = cpu        \
 
                        bpb        \
 
                        support    \
 
                        cache      \
 
                        mmu        \
 
                        peripheral \
 
                        tick       \
 
                        pm         \
 
                        pic        \
 
                        debug      \
 
                        vapi       \
 
                        cuc        \
 
                        port
 
 
SUBDIRS = cpu bpb support cache mmu peripheral tick pm pic debug vapi cuc port
# Build a standalone simulator and a linkable library of the simulator
 
 
bin_PROGRAMS = sim
bin_PROGRAMS = sim
 
lib_LTLIBRARIES       = libsim.la
 
include_HEADERS       = or1ksim.h
 
 
 
# The internal library
 
 
 
noinst_LTLIBRARIES    = libor1ksys.la
 
 
 
libor1ksys_la_SOURCES = toplevel_support.c    \
 
                        sim-config.c  \
 
                        sim-config.h  \
 
                        profiler.c    \
 
                        mprofiler.c   \
 
                        profiler.h    \
 
                        mprofiler.h   \
 
                        sim-cmd.c
 
 
 
libor1ksys_la_LIBADD  = cpu/common/libcommon.la            \
 
                        cpu/$(CPU_ARCH)/libarch.la         \
 
                        cpu/or1k/libor1k.la                \
 
                        support/libsupport.la              \
 
                        mmu/libmmu.la                      \
 
                        bpb/libbpb.la                      \
 
                        cache/libcache.la                  \
 
                        peripheral/libperipheral.la        \
 
                        peripheral/channels/libchannels.la \
 
                        tick/libtick.la                    \
 
                        pm/libpm.la                        \
 
                        pic/libpic.la                      \
 
                        debug/libdebug.la                  \
 
                        vapi/libvapi.la                    \
 
                        cuc/libcuc.la                      \
 
                        port/libport.la
 
 
 
libor1ksys_la_LDFLAGS = -lm
 
 
 
# Standalone program
 
 
 
sim_SOURCES           = toplevel.c \
 
                        or1ksim.h
 
 
 
sim_LDADD             = libor1ksys.la
 
 
 
# Library
 
 
sim_SOURCES     = toplevel.c sim-config.c sim-config.h profiler.c \
libsim_la_SOURCES     = libtoplevel.c \
        mprofiler.c profiler.h mprofiler.h sim-cmd.c
                        or1ksim.h
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
 
        cpu/or1k/libor1k.a support/libsupport.a mmu/libmmu.a \
 
        bpb/libbpb.a cache/libcache.a peripheral/libperipheral.a \
 
        peripheral/channels/libchannels.a \
 
        tick/libtick.a pm/libpm.a pic/libpic.a debug/libdebug.a \
 
        vapi/libvapi.a cuc/libcuc.a port/libport.a
 
 
 
sim_LDFLAGS     = -lm #-lreadline
libsim_la_LIBADD      = libor1ksys.la
libsim_la_LIBADD      = libor1ksys.la
libsim_la_LIBADD      = libor1ksys.la

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.