OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or32/] [op.c] - Diff between revs 1717 and 1720

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1717 Rev 1720
Line 908... Line 908...
 
 
  env->sprs[SPR_SR] |= SPR_SR_SM;     /* SUPV mode */
  env->sprs[SPR_SR] |= SPR_SR_SM;     /* SUPV mode */
  env->sprs[SPR_SR] &= ~(SPR_SR_IEE | SPR_SR_TEE);    /* Disable interrupts. */
  env->sprs[SPR_SR] &= ~(SPR_SR_IEE | SPR_SR_TEE);    /* Disable interrupts. */
}
}
 
 
__or_dynop void op_set_except_pc(void)
 
{
 
  env->pc = OP_PARAM1;
 
}
 
 
 
/* Before the code in op_{sys,trap}{,_delay} gets run, the scheduler runs.
/* Before the code in op_{sys,trap}{,_delay} gets run, the scheduler runs.
 * Therefore the pc will point to the instruction after the l.sys or l.trap
 * Therefore the pc will point to the instruction after the l.sys or l.trap
 * instruction */
 * instruction */
__or_dynop void op_prep_sys_delay(void)
__or_dynop void op_prep_sys_delay(void)
{
{

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.