URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 1473 |
Rev 1478 |
Line 79... |
Line 79... |
|
|
if (getsprbit(SPR_PICMR, line) || line < 2) {
|
if (getsprbit(SPR_PICMR, line) || line < 2) {
|
setsprbit(SPR_PICSR, line, 1);
|
setsprbit(SPR_PICSR, line, 1);
|
/* Don't do anything if interrupts not currently enabled */
|
/* Don't do anything if interrupts not currently enabled */
|
if (testsprbits (SPR_SR, SPR_SR_IEE)) {
|
if (testsprbits (SPR_SR, SPR_SR_IEE)) {
|
except_handle(EXCEPT_INT, mfspr(SPR_EEAR_BASE));
|
|
TRACE("Delivering interrupt on cycle %lli\n", runtime.sim.cycles);
|
TRACE("Delivering interrupt on cycle %lli\n", runtime.sim.cycles);
|
|
except_handle(EXCEPT_INT, mfspr(SPR_EEAR_BASE));
|
} else
|
} else
|
/* Interrupts not currently enabled, retry next clock cycle */
|
/* Interrupts not currently enabled, retry next clock cycle */
|
SCHED_ADD(pic_clock, NULL, 1);
|
SCHED_ADD(pic_clock, NULL, 1);
|
}
|
}
|
}
|
}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.