URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 1717 |
Rev 1718 |
Line 86... |
Line 86... |
config.sim.clkcycle_ps = 4000; /* 4000 for 4ns (250MHz) */
|
config.sim.clkcycle_ps = 4000; /* 4000 for 4ns (250MHz) */
|
if (config.sim.clkcycle_ps) config.sim.system_kfreq = (long)((1000000000.0 / (double)config.sim.clkcycle_ps));
|
if (config.sim.clkcycle_ps) config.sim.system_kfreq = (long)((1000000000.0 / (double)config.sim.clkcycle_ps));
|
else config.sim.system_kfreq = INT_MAX;
|
else config.sim.system_kfreq = INT_MAX;
|
if (config.sim.system_kfreq <= 0) config.sim.system_kfreq = 1;
|
if (config.sim.system_kfreq <= 0) config.sim.system_kfreq = 1;
|
|
|
config.dmmu.enabled = 0;
|
|
config.dmmu.hitdelay = 1;
|
|
config.dmmu.missdelay = 1;
|
|
config.dmmu.pagesize = 8192;
|
|
|
|
/* IC & DC */
|
/* IC & DC */
|
config.ic.enabled = 0;
|
config.ic.enabled = 0;
|
config.ic.hitdelay = 1;
|
config.ic.hitdelay = 1;
|
config.ic.missdelay = 1;
|
config.ic.missdelay = 1;
|
config.ic.nways = 0;
|
config.ic.nways = 0;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.