OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [common/] [stats.c] - Diff between revs 1651 and 1731

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1651 Rev 1731
Line 35... Line 35...
#include "opcode/or32.h"
#include "opcode/or32.h"
#include "execute.h"
#include "execute.h"
#include "sprs.h"
#include "sprs.h"
#include "debug.h"
#include "debug.h"
#include "stats.h"
#include "stats.h"
 
#include "icache_model.h"
 
 
struct branchstat {
struct branchstat {
        int taken;
        int taken;
        int nottaken;
        int nottaken;
        int forward;
        int forward;
Line 173... Line 174...
  if (config.bpb.btic) {
  if (config.bpb.btic) {
    PRINTF("BTIC: hit %d(%d%%), miss %d\n", or1k_mstats.btic.hit, (or1k_mstats.btic.hit * 100) / SD(or1k_mstats.btic.hit + or1k_mstats.btic.miss), or1k_mstats.btic.miss);
    PRINTF("BTIC: hit %d(%d%%), miss %d\n", or1k_mstats.btic.hit, (or1k_mstats.btic.hit * 100) / SD(or1k_mstats.btic.hit + or1k_mstats.btic.miss), or1k_mstats.btic.miss);
  } else
  } else
    PRINTF("BTIC simulation disabled. Enabled it to see BTIC analysis\n");
    PRINTF("BTIC simulation disabled. Enabled it to see BTIC analysis\n");
 
 
  if (config.ic.enabled) {
  if(ic_state->enabled) {
    PRINTF("IC read:  hit %d(%d%%), miss %d\n", ic_stats.readhit, (ic_stats.readhit * 100) / SD(ic_stats.readhit + ic_stats.readmiss), ic_stats.readmiss);
    PRINTF("IC read:  hit %d(%d%%), miss %d\n", ic_stats.readhit, (ic_stats.readhit * 100) / SD(ic_stats.readhit + ic_stats.readmiss), ic_stats.readmiss);
  } else
  } else
    PRINTF("No ICache. Enable it to see IC results.\n");
    PRINTF("No ICache. Enable it to see IC results.\n");
 
 
  if (config.dc.enabled) {
  if (config.dc.enabled) {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.