URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 1718 |
Rev 1730 |
| Line 43... |
Line 43... |
int nsets; /* Number of IC sets */
|
int nsets; /* Number of IC sets */
|
int blocksize; /* IC entry size */
|
int blocksize; /* IC entry size */
|
int ustates; /* number of IC usage states */
|
int ustates; /* number of IC usage states */
|
int missdelay; /* How much cycles does the miss cost */
|
int missdelay; /* How much cycles does the miss cost */
|
int hitdelay; /* How much cycles does the hit cost */
|
int hitdelay; /* How much cycles does the hit cost */
|
|
unsigned int blocksize_log2; /* log2(blocksize) */
|
|
oraddr_t set_mask; /* Mask to get set number */
|
|
oraddr_t tagaddr_mask; /* Mask to get tag address */
|
|
oraddr_t last_way; /* nways * nsets */
|
|
oraddr_t block_offset_mask; /* mask to get offset into block */
|
|
oraddr_t block_mask; /* mask to get block number */
|
|
unsigned int ustates_reload; /* ustates - 1 */
|
} ic;
|
} ic;
|
|
|
struct {
|
struct {
|
int enabled; /* Whether data cache is enabled */
|
int enabled; /* Whether data cache is enabled */
|
int nways; /* Number of DC ways */
|
int nways; /* Number of DC ways */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.