OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cpu/] [or1k/] [arch.h] - Diff between revs 1316 and 1350

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1316 Rev 1350
Line 23... Line 23...
#define STACK_REGNO (1)
#define STACK_REGNO (1)
#define FRAME_REG "r2"
#define FRAME_REG "r2"
#define FRAME_REGNO (2)
#define FRAME_REGNO (2)
#define RETURNV_REG "r11"
#define RETURNV_REG "r11"
#define RETURNV_REGNO (11)
#define RETURNV_REGNO (11)
typedef unsigned long machword;
 
 
/* Basic types for openrisc */
 
typedef uint32_t oraddr_t; /* Address as addressed by openrisc */
 
typedef uint32_t uorreg_t; /* An unsigned register of openrisc */
 
typedef int32_t orreg_t; /* A signed register of openrisc */
 
 
 
#define PRIxADDR "08" PRIx32 /* How to print an openrisc address in hex */
 
#define PRIxREG "08" PRIx32 /* How to print an openrisc register in hex */
 
#define PRIdREG "08" PRId32 /* How to print an openrisc register in decimals */
 
 
 
#define ADDR_C(c) UINT32_C(c)
 
#define REG_C(c) UINT32_C(c)
 
 
/* Should args be passed on stack for simprintf
/* Should args be passed on stack for simprintf
 *
 *
 * FIXME: do not enable this since it causes problems
 * FIXME: do not enable this since it causes problems
 *        in some cases (an example beeing cbasic test
 *        in some cases (an example beeing cbasic test
Line 38... Line 49...
 *        #if STACK_ARGS
 *        #if STACK_ARGS
 *                arg = eval_mem32(argaddr,&breakpoint);
 *                arg = eval_mem32(argaddr,&breakpoint);
 *                argaddr += 4;
 *                argaddr += 4;
 *        #else
 *        #else
 *                sprintf(regstr, "r%u", ++argaddr);
 *                sprintf(regstr, "r%u", ++argaddr);
 *                arg = evalsim_reg32(atoi(regstr));
 *                arg = evalsim_reg(atoi(regstr));
 *        #endif
 *        #endif
 *
 *
 *        the access to memory should be without any
 *        the access to memory should be without any
 *        checks (ie not like or32 application accessed it)
 *        checks (ie not like or32 application accessed it)
 *
 *

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.