OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cpu/] [or1k/] [arch.h] - Diff between revs 1509 and 1748

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1509 Rev 1748
Line 1... Line 1...
/* arch.h -- OR1K architecture specific macros
/* arch.h -- OR1K architecture specific macros
 
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
   Copyright (C) 2008 Embecosm Limited
 
 
This file is part of OpenRISC 1000 Architectural Simulator.
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
This program is free software; you can redistribute it and/or modify
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
it under the terms of the GNU General Public License as published by
 
the Free Software Foundation; either version 2 of the License, or
   This program is free software; you can redistribute it and/or modify it
(at your option) any later version.
   under the terms of the GNU General Public License as published by the Free
 
   Software Foundation; either version 3 of the License, or (at your option)
This program is distributed in the hope that it will be useful,
   any later version.
but WITHOUT ANY WARRANTY; without even the implied warranty of
 
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   This program is distributed in the hope that it will be useful, but WITHOUT
GNU General Public License for more details.
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
You should have received a copy of the GNU General Public License
   more details.
along with this program; if not, write to the Free Software
 
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
   You should have received a copy of the GNU General Public License along
 
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
#define LINK_REG "r9"
 
#define LINK_REGNO (9)
/* This program is commented throughout in a fashion suitable for processing
#define STACK_REG "r1"
   with Doxygen. */
#define STACK_REGNO (1)
 
#define FRAME_REG "r2"
 
#define FRAME_REGNO (2)
 
#define RETURNV_REG "r11"
 
#define RETURNV_REGNO (11)
 
 
 
/* Basic types for openrisc */
 
typedef uint32_t oraddr_t; /* Address as addressed by openrisc */
 
typedef uint32_t uorreg_t; /* An unsigned register of openrisc */
 
typedef int32_t orreg_t; /* A signed register of openrisc */
 
 
 
#define PRIxADDR "08" PRIx32 /* How to print an openrisc address in hex */
 
#define PRIxREG "08" PRIx32 /* How to print an openrisc register in hex */
 
#define PRIdREG PRId32 /* How to print an openrisc register in decimals */
 
 
 
 
#ifndef ARCH__H
 
#define ARCH__H
 
 
 
/* Autoconf and/or portability configuration */
 
#include "port.h"
 
 
 
/*! Index of the link register */
 
#define LINK_REGNO     9
 
 
 
/* Conversion macros */
#define ADDR_C(c) UINT32_C(c)
#define ADDR_C(c) UINT32_C(c)
#define REG_C(c) UINT32_C(c)
#define REG_C(c) UINT32_C(c)
 
 
/* Should args be passed on stack for simprintf
/* Strings for printing OpenRISC types */
 *
#define PRIxADDR  "08" PRIx32   /*!< print an openrisc address in hex */
 * FIXME: do not enable this since it causes problems
#define PRIxREG   "08" PRIx32   /*!< print an openrisc register in hex */
 *        in some cases (an example beeing cbasic test
#define PRIdREG   PRId32        /*!< print an openrisc register in decimals */
 *        from orp testbench). the problems is in
 
 *
/* Basic types for openrisc */
 *        or1k/support/simprintf.c
typedef uint32_t  oraddr_t;     /*!< Address as addressed by openrisc */
 *
typedef uint32_t  uorreg_t;     /*!< An unsigned register of openrisc */
 *        #if STACK_ARGS
typedef int32_t   orreg_t;      /*!< A signed register of openrisc */
 *                arg = eval_mem32(argaddr,&breakpoint);
 
 *                argaddr += 4;
#endif /* ARCH__H */
 *        #else
 
 *                sprintf(regstr, "r%u", ++argaddr);
 
 *                arg = evalsim_reg(atoi(regstr));
 
 *        #endif
 
 *
 
 *        the access to memory should be without any
 
 *        checks (ie not like or32 application accessed it)
 
 *
 
 */
 
#define STACK_ARGS 0
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.