URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 1745 |
Rev 1748 |
| Line 17... |
Line 17... |
more details.
|
more details.
|
|
|
You should have received a copy of the GNU General Public License along
|
You should have received a copy of the GNU General Public License along
|
with this program. If not, see <http://www.gnu.org/licenses/>. */
|
with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
/* This program is commented throughout in a fashion suitable for processing
|
|
with Doxygen. */
|
|
|
/* State associated with the generic device. */
|
|
|
|
struct dev_generic {
|
#ifndef GENERIC__H
|
|
#define GENERIC__H
|
|
|
/* Info about a particular transaction */
|
/* Prototype for external use */
|
|
extern void reg_generic_sec ();
|
|
|
enum { /* Direction of the access */
|
#endif /* GENERIC__H */
|
GENERIC_READ,
|
|
GENERIC_WRITE
|
|
} trans_direction;
|
|
|
|
enum { /* Size of the access */
|
|
GENERIC_BYTE,
|
|
GENERIC_HW,
|
|
GENERIC_WORD
|
|
} trans_size;
|
|
|
|
uint32_t value; /* The value to read/write */
|
|
|
|
/* Configuration */
|
|
|
|
int enabled; /* Device enabled */
|
|
int byte_enabled; /* Byte R/W allowed */
|
|
int hw_enabled; /* Half word R/W allowed */
|
|
int word_enabled; /* Full word R/W allowed */
|
|
char *name; /* Name of the device */
|
|
oraddr_t baseaddr; /* Base address of device */
|
|
uint32_t size; /* Address space size (bytes) */
|
|
|
|
};
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.