OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Diff between revs 1159 and 1200

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1159 Rev 1200
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.35  2003/04/24 00:16:07  lampret
 
// No functional changes. Added defines to disable implementation of multiplier/MAC
 
//
// Revision 1.34  2003/04/20 22:23:57  lampret
// Revision 1.34  2003/04/20 22:23:57  lampret
// No functional change. Only added customization for exception vectors.
// No functional change. Only added customization for exception vectors.
//
//
// Revision 1.33  2003/04/07 20:56:07  lampret
// Revision 1.33  2003/04/07 20:56:07  lampret
// Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description.
// Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description.
Line 58... Line 61...
//
//
// Revision 1.30  2002/10/28 15:09:22  mohor
// Revision 1.30  2002/10/28 15:09:22  mohor
// Previous check-in was done by mistake.
// Previous check-in was done by mistake.
//
//
// Revision 1.29  2002/10/28 15:03:50  mohor
// Revision 1.29  2002/10/28 15:03:50  mohor
// Signal scanb_sen renamed to scanb_en.
// Signal mbist_sen renamed to mbist_ctrl_i.
//
//
// Revision 1.28  2002/10/17 20:04:40  lampret
// Revision 1.28  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
//
// Revision 1.27  2002/09/16 03:13:23  lampret
// Revision 1.27  2002/09/16 03:13:23  lampret
Line 335... Line 338...
// Special wrapper for VS RAMs needs to be provided
// Special wrapper for VS RAMs needs to be provided
// with scan flops to facilitate bist scan.
// with scan flops to facilitate bist scan.
//
//
//`define OR1200_BIST
//`define OR1200_BIST
 
 
 
// width of MBIST control bus
 
`define OR1200_MBIST_CTRL_WIDTH 3
 
 
//
//
// Register OR1200 WISHBONE outputs
// Register OR1200 WISHBONE outputs
// (must be defined/enabled)
// (must be defined/enabled)
//
//
`define OR1200_REGISTERED_OUTPUTS
`define OR1200_REGISTERED_OUTPUTS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.