OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] [or1200/] [rtl/] [verilog/] [or1200_spram_512x20.v] - Diff between revs 1129 and 1179

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1129 Rev 1179
Line 61... Line 61...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.3  2003/04/07 01:19:07  lampret
 
// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.
 
//
// Revision 1.2  2002/10/17 20:04:40  lampret
// Revision 1.2  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
Line 141... Line 144...
//
//
// Internal wires and registers
// Internal wires and registers
//
//
wire    [3:0]            unconnected;
wire    [3:0]            unconnected;
 
 
`ifdef OR1200_VIRTUALSILICON_SSP
 
`else
 
`ifdef OR1200_BIST
`ifdef OR1200_BIST
assign scanb_so = scanb_si;
assign scanb_so = scanb_si;
`endif
`endif
`endif
 
 
 
`ifdef OR1200_ARTISAN_SSP
`ifdef OR1200_ARTISAN_SSP
 
 
//
//
// Instantiation of ASIC memory:
// Instantiation of ASIC memory:
Line 158... Line 158...
// Artisan Synchronous Single-Port RAM (ra1sh)
// Artisan Synchronous Single-Port RAM (ra1sh)
//
//
`ifdef UNUSED
`ifdef UNUSED
art_hssp_512x20 #(dw, 1<<aw, aw) artisan_ssp(
art_hssp_512x20 #(dw, 1<<aw, aw) artisan_ssp(
`else
`else
 
`ifdef OR1200_BIST
 
art_hssp_512x20_bist artisan_ssp(
 
`else
art_hssp_512x20 artisan_ssp(
art_hssp_512x20 artisan_ssp(
`endif
`endif
        .clk(clk),
`endif
        .cen(~ce),
`ifdef OR1200_BIST
        .wen(~we),
        // RAM BIST
        .a(addr),
        .scanb_rst(scanb_rst),
        .d(di),
        .scanb_si(scanb_si),
        .oen(~oe),
        .scanb_so(scanb_so),
        .q(do)
        .scanb_en(scanb_en),
 
        .scanb_clk(scanb_clk),
 
`endif
 
        .CLK(clk),
 
        .CEN(~ce),
 
        .WEN(~we),
 
        .A(addr),
 
        .D(di),
 
        .OEN(~oe),
 
        .Q(do)
);
);
 
 
`else
`else
 
 
`ifdef OR1200_AVANT_ATP
`ifdef OR1200_AVANT_ATP

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.