OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl/] [verilog/] [or1200_dc_top.v] - Diff between revs 504 and 562

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 504 Rev 562
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.1  2002/01/03 08:16:15  lampret
 
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
 
//
// Revision 1.10  2001/10/21 17:57:16  lampret
// Revision 1.10  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
//
// Revision 1.9  2001/10/14 13:12:09  lampret
// Revision 1.9  2001/10/14 13:12:09  lampret
// MP3 version.
// MP3 version.
Line 187... Line 190...
// Bypases of the DC when DC is disabled
// Bypases of the DC when DC is disabled
//
//
assign dcbiu_cyc_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcdmmu_cyc_i;
assign dcbiu_cyc_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcdmmu_cyc_i;
assign dcbiu_stb_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcdmmu_stb_i;
assign dcbiu_stb_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcdmmu_stb_i;
assign dcbiu_we_o = (dc_en) ? dcfsm_biu_write : dcpu_we_i;
assign dcbiu_we_o = (dc_en) ? dcfsm_biu_write : dcpu_we_i;
assign dcbiu_sel_o = (dc_en & dcfsm_biu_read) ? 4'b1111 : dcpu_sel_i;
assign dcbiu_sel_o = (dc_en & dcfsm_biu_read & !dcfsm_biu_write) ? 4'b1111 : dcpu_sel_i;
assign dcbiu_cab_o = (dc_en) ? dcfsm_burst : 1'b0;
assign dcbiu_cab_o = (dc_en) ? dcfsm_burst : 1'b0;
assign dcpu_rty_o = ~dcpu_ack_o;
assign dcpu_rty_o = ~dcpu_ack_o;
assign dcdmmu_tag_o = dcpu_tag_i;
assign dcdmmu_tag_o = dcdmmu_err_o ? `OR1200_DTAG_BE : dcpu_tag_i;
 
 
//
//
// DC/LSU normal and error termination
// DC/LSU normal and error termination
//
//
assign dcpu_ack_o = dc_en ? dcfsm_first_hit_ack | dcfsm_first_miss_ack : dcbiu_ack_i;
assign dcpu_ack_o = dc_en ? dcfsm_first_hit_ack | dcfsm_first_miss_ack : dcbiu_ack_i;
Line 232... Line 235...
        .clk(clk),
        .clk(clk),
        .rst(rst),
        .rst(rst),
        .dc_en(dc_en),
        .dc_en(dc_en),
        .dcdmmu_cyc_i(dcdmmu_cyc_i),
        .dcdmmu_cyc_i(dcdmmu_cyc_i),
        .dcdmmu_stb_i(dcdmmu_stb_i),
        .dcdmmu_stb_i(dcdmmu_stb_i),
//      .dcdmmu_ci_i(dcdmmu_ci_i),
        .dcdmmu_ci_i(dcdmmu_ci_i),
        .dcdmmu_ci_i(1'b0),
 
        .dcpu_we_i(dcpu_we_i),
        .dcpu_we_i(dcpu_we_i),
        .dcpu_sel_i(dcpu_sel_i),
        .dcpu_sel_i(dcpu_sel_i),
        .tagcomp_miss(tagcomp_miss),
        .tagcomp_miss(tagcomp_miss),
        .biudata_valid(dcbiu_ack_i),
        .biudata_valid(dcbiu_ack_i),
        .biudata_error(dcbiu_err_i),
        .biudata_error(dcbiu_err_i),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.