// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.
// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.
Line 158...
Line 161...
wire itlb_ci;
wire itlb_ci;
wire itlb_done;
wire itlb_done;
wire fault;
wire fault;
wire miss;
wire miss;
reg[31:0] icpu_adr_o;
reg[31:0] icpu_adr_o;
`ifdef OR1200_NO_IMMU
`else
reg itlb_en_r;
reg itlb_en_r;
reg[31:`OR1200_IMMU_PS] icpu_vpn_r;
reg[31:`OR1200_IMMU_PS] icpu_vpn_r;
`endif
//
//
// Implemented bits inside match and translate registers
// Implemented bits inside match and translate registers