OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_cpu.v] - Diff between revs 1011 and 1032

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1011 Rev 1032
Line 43... Line 43...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.11  2002/08/28 01:44:25  lampret
 
// Removed some commented RTL. Fixed SR/ESR flag bug.
 
//
// Revision 1.10  2002/07/14 22:17:17  lampret
// Revision 1.10  2002/07/14 22:17:17  lampret
// Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.
// Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.
//
//
// Revision 1.9  2002/03/29 16:29:37  lampret
// Revision 1.9  2002/03/29 16:29:37  lampret
// Fixed some ports in instnatiations that were removed from the modules
// Fixed some ports in instnatiations that were removed from the modules
Line 296... Line 299...
wire                            extend_flush;
wire                            extend_flush;
wire                            branch_taken;
wire                            branch_taken;
wire                            flag;
wire                            flag;
wire                            flagforw;
wire                            flagforw;
wire                            flag_we;
wire                            flag_we;
 
wire                            carry;
 
wire                            cyforw;
 
wire                            cy_we;
wire                            lsu_stall;
wire                            lsu_stall;
wire                            epcr_we;
wire                            epcr_we;
wire                            eear_we;
wire                            eear_we;
wire                            esr_we;
wire                            esr_we;
wire                            pc_we;
wire                            pc_we;
Line 530... Line 536...
        .alu_op(alu_op),
        .alu_op(alu_op),
        .shrot_op(shrot_op),
        .shrot_op(shrot_op),
        .comp_op(comp_op),
        .comp_op(comp_op),
        .result(alu_dataout),
        .result(alu_dataout),
        .flagforw(flagforw),
        .flagforw(flagforw),
        .flag_we(flag_we)
        .flag_we(flag_we),
 
        .cyforw(cyforw),
 
        .cy_we(cy_we),
 
        .carry(carry)
);
);
 
 
//
//
// Instantiation of CPU's ALU
// Instantiation of CPU's ALU
//
//
Line 568... Line 577...
        .dat_i(operand_b),
        .dat_i(operand_b),
        .alu_op(alu_op),
        .alu_op(alu_op),
        .flagforw(flagforw),
        .flagforw(flagforw),
        .flag_we(flag_we),
        .flag_we(flag_we),
        .flag(flag),
        .flag(flag),
 
        .cyforw(cyforw),
 
        .cy_we(cy_we),
 
        .carry(carry),
        .to_wbmux(sprs_dataout),
        .to_wbmux(sprs_dataout),
 
 
        .du_addr(du_addr),
        .du_addr(du_addr),
        .du_dat_du(du_dat_du),
        .du_dat_du(du_dat_du),
        .du_read(du_read),
        .du_read(du_read),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.