OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Diff between revs 1132 and 1139

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1132 Rev 1139
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.32  2003/04/07 01:26:57  lampret
 
// RFRAM defines comments updated. Altera LPM option added.
 
//
// Revision 1.31  2002/12/08 08:57:56  lampret
// Revision 1.31  2002/12/08 08:57:56  lampret
// Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.
// Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.
//
//
// Revision 1.30  2002/10/28 15:09:22  mohor
// Revision 1.30  2002/10/28 15:09:22  mohor
// Previous check-in was done by mistake.
// Previous check-in was done by mistake.
Line 477... Line 480...
// Select between low-power (larger) multiplier or faster multiplier
// Select between low-power (larger) multiplier or faster multiplier
//
//
//`define OR1200_LOWPWR_MULT
//`define OR1200_LOWPWR_MULT
 
 
//
//
// Clock synchronization for RISC clk and WB divided clocks
// Clock ratio RISC clock versus WB clock
 
//
 
// If you plan to run WB:RISC clock fixed to 1:1, disable
 
// both defines
 
//
 
// For WB:RISC 1:2 or 1:1, enable OR1200_CLKDIV_2_SUPPORTED
 
// and use clmode to set ratio
//
//
// If you plan to run WB:RISC clock 1:1, you can comment these two
// For WB:RISC 1:4, 1:2 or 1:1, enable both defines and use
 
// clmode to set ratio
//
//
`define OR1200_CLKDIV_2_SUPPORTED
`define OR1200_CLKDIV_2_SUPPORTED
//`define OR1200_CLKDIV_4_SUPPORTED
//`define OR1200_CLKDIV_4_SUPPORTED
 
 
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.