OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Diff between revs 1139 and 1155

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1139 Rev 1155
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.33  2003/04/07 20:56:07  lampret
 
// Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description.
 
//
// Revision 1.32  2003/04/07 01:26:57  lampret
// Revision 1.32  2003/04/07 01:26:57  lampret
// RFRAM defines comments updated. Altera LPM option added.
// RFRAM defines comments updated. Altera LPM option added.
//
//
// Revision 1.31  2002/12/08 08:57:56  lampret
// Revision 1.31  2002/12/08 08:57:56  lampret
// Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.
// Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.
Line 706... Line 709...
 
 
/////////////////////////////////////////////////////
/////////////////////////////////////////////////////
//
//
// Exceptions
// Exceptions
//
//
 
 
 
//
 
// Exception vectors per OR1K architecture:
 
// 0xP0000100 - reset
 
// 0xP0000200 - bus error
 
// ... etc
 
// where P represents exception prefix.
 
//
 
// Exception vectors can be customized as per
 
// the following formula:
 
// 0xPMMMMNVV - exception N
 
//
 
// P represents exception prefix
 
// MMMM represents middle part that is usually 16 bits
 
//   wide and starts with all bits zero
 
// N represents exception N
 
// VV represents length of the individual vector space,
 
//   usually it is 8 bits wide and starts with all bits zero
 
//
 
 
 
//
 
// MMMM and VV parts
 
//
 
// Sum of these two defines needs to be 24
 
// (assuming N and P width are each 4 bits)
 
//
 
`define OR1200_EXCEPT_MMMM              16'h0000
 
`define OR1200_EXCEPT_VV                8'h00
 
 
 
//
 
// N part width
 
//
`define OR1200_EXCEPT_WIDTH 4
`define OR1200_EXCEPT_WIDTH 4
 
 
 
//
 
// Definition of exception vectors
 
//
 
// To avoid implementation of a certain exception,
 
// simply comment out corresponding line
 
//
`define OR1200_EXCEPT_UNUSED            `OR1200_EXCEPT_WIDTH'hf
`define OR1200_EXCEPT_UNUSED            `OR1200_EXCEPT_WIDTH'hf
`define OR1200_EXCEPT_TRAP              `OR1200_EXCEPT_WIDTH'he
`define OR1200_EXCEPT_TRAP              `OR1200_EXCEPT_WIDTH'he
`define OR1200_EXCEPT_BREAK             `OR1200_EXCEPT_WIDTH'hd
`define OR1200_EXCEPT_BREAK             `OR1200_EXCEPT_WIDTH'hd
`define OR1200_EXCEPT_SYSCALL           `OR1200_EXCEPT_WIDTH'hc
`define OR1200_EXCEPT_SYSCALL           `OR1200_EXCEPT_WIDTH'hc
`define OR1200_EXCEPT_RANGE             `OR1200_EXCEPT_WIDTH'hb
`define OR1200_EXCEPT_RANGE             `OR1200_EXCEPT_WIDTH'hb

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.