OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Diff between revs 1171 and 1207

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1171 Rev 1207
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.35.4.1  2003/07/08 15:36:37  lampret
 
// Added embedded memory QMEM.
 
//
// Revision 1.35  2003/04/24 00:16:07  lampret
// Revision 1.35  2003/04/24 00:16:07  lampret
// No functional changes. Added defines to disable implementation of multiplier/MAC
// No functional changes. Added defines to disable implementation of multiplier/MAC
//
//
// Revision 1.34  2003/04/20 22:23:57  lampret
// Revision 1.34  2003/04/20 22:23:57  lampret
// No functional change. Only added customization for exception vectors.
// No functional change. Only added customization for exception vectors.
Line 863... Line 866...
`define OR1200_SR_DSX  13       // Unused
`define OR1200_SR_DSX  13       // Unused
`define OR1200_SR_EPH  14
`define OR1200_SR_EPH  14
`define OR1200_SR_FO   15
`define OR1200_SR_FO   15
`define OR1200_SR_CID  31:28    // Unimplemented
`define OR1200_SR_CID  31:28    // Unimplemented
 
 
 
//
// Bits that define offset inside the group
// Bits that define offset inside the group
 
//
`define OR1200_SPROFS_BITS 10:0
`define OR1200_SPROFS_BITS 10:0
 
 
 
//
 
// Default Exception Prefix
 
//
 
// 1'b0 - 0x0000_0000
 
// 1'b1 - 0xF000_0000
 
//
 
`define OR1200_SR_EPH_DEF       1'b0
 
 
/////////////////////////////////////////////////////
/////////////////////////////////////////////////////
//
//
// Power Management (PM)
// Power Management (PM)
//
//
Line 1300... Line 1312...
// IMMU/DMMU so all addresses are physical (so the MMUs can be
// IMMU/DMMU so all addresses are physical (so the MMUs can be
// used with QMEM and QMEM is seen by the CPU just like any other
// used with QMEM and QMEM is seen by the CPU just like any other
// memory in the system). IC/DC are sitting behind QMEM so the
// memory in the system). IC/DC are sitting behind QMEM so the
// whole design timing might be worse with QMEM implemented.
// whole design timing might be worse with QMEM implemented.
//
//
//`define OR1200_QMEM_IMPLEMENTED
`define OR1200_QMEM_IMPLEMENTED
 
 
//
//
// Base address and mask of QMEM
// Base address and mask of QMEM
//
//
// Base address defines first address of QMEM. Mask defines
// Base address defines first address of QMEM. Mask defines

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.