OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Diff between revs 1207 and 1220

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1207 Rev 1220
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.35.4.2  2003/12/05 00:05:03  lampret
 
// Static exception prefix.
 
//
// Revision 1.35.4.1  2003/07/08 15:36:37  lampret
// Revision 1.35.4.1  2003/07/08 15:36:37  lampret
// Added embedded memory QMEM.
// Added embedded memory QMEM.
//
//
// Revision 1.35  2003/04/24 00:16:07  lampret
// Revision 1.35  2003/04/24 00:16:07  lampret
// No functional changes. Added defines to disable implementation of multiplier/MAC
// No functional changes. Added defines to disable implementation of multiplier/MAC
Line 745... Line 748...
// Exceptions
// Exceptions
//
//
 
 
//
//
// Exception vectors per OR1K architecture:
// Exception vectors per OR1K architecture:
// 0xP0000100 - reset
// 0xPPPPP100 - reset
// 0xP0000200 - bus error
// 0xPPPPP200 - bus error
// ... etc
// ... etc
// where P represents exception prefix.
// where P represents exception prefix.
//
//
// Exception vectors can be customized as per
// Exception vectors can be customized as per
// the following formula:
// the following formula:
// 0xPMMMMNVV - exception N
// 0xPPPPPNVV - exception N
//
//
// P represents exception prefix
// P represents exception prefix
// MMMM represents middle part that is usually 16 bits
 
//   wide and starts with all bits zero
 
// N represents exception N
// N represents exception N
// VV represents length of the individual vector space,
// VV represents length of the individual vector space,
//   usually it is 8 bits wide and starts with all bits zero
//   usually it is 8 bits wide and starts with all bits zero
//
//
 
 
//
//
// MMMM and VV parts
// PPPPP and VV parts
//
//
// Sum of these two defines needs to be 24
// Sum of these two defines needs to be 28
// (assuming N and P width are each 4 bits)
 
//
//
`define OR1200_EXCEPT_MMMM              16'h0000
`define OR1200_EXCEPT_EPH0_P 20'h00000
`define OR1200_EXCEPT_VV                8'h00
`define OR1200_EXCEPT_EPH1_P 20'hF0000
 
`define OR1200_EXCEPT_V            8'h00
 
 
//
//
// N part width
// N part width
//
//
`define OR1200_EXCEPT_WIDTH 4
`define OR1200_EXCEPT_WIDTH 4
Line 874... Line 875...
`define OR1200_SPROFS_BITS 10:0
`define OR1200_SPROFS_BITS 10:0
 
 
//
//
// Default Exception Prefix
// Default Exception Prefix
//
//
// 1'b0 - 0x0000_0000
// 1'b0 - OR1200_EXCEPT_EPH0_P (0x0000_0000)
// 1'b1 - 0xF000_0000
// 1'b1 - OR1200_EXCEPT_EPH1_P (0xF000_0000)
//
//
`define OR1200_SR_EPH_DEF       1'b0
`define OR1200_SR_EPH_DEF       1'b0
 
 
/////////////////////////////////////////////////////
/////////////////////////////////////////////////////
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.