URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 1038 |
Rev 1112 |
| Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.8 2002/09/08 19:31:52 lampret
|
|
// Fixed a typo, reported by Taylor Su.
|
|
//
|
// Revision 1.7 2002/07/14 22:17:17 lampret
|
// Revision 1.7 2002/07/14 22:17:17 lampret
|
// Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.
|
// Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.
|
//
|
//
|
// Revision 1.6 2002/03/14 00:30:24 lampret
|
// Revision 1.6 2002/03/14 00:30:24 lampret
|
// Added alternative for critical path in DU.
|
// Added alternative for critical path in DU.
|
| Line 383... |
Line 386... |
|
|
//
|
//
|
// Read DU registers
|
// Read DU registers
|
//
|
//
|
`ifdef OR1200_DU_READREGS
|
`ifdef OR1200_DU_READREGS
|
always @(spr_addr or dsr or drr or dmr1 or dmr2 or
|
always @(spr_addr or dsr or drr or dmr1 or dmr2
|
tbia_dat_o or tbim_dat_o or tbar_dat_o
|
|
`ifdef OR1200_DU_TB_IMPLEMENTED
|
`ifdef OR1200_DU_TB_IMPLEMENTED
|
or tb_wadr
|
or tb_wadr or tbia_dat_o or tbim_dat_o
|
|
or tbar_dat_o or tbts_dat_o
|
`endif
|
`endif
|
)
|
)
|
casex (spr_addr[`OR1200_DUOFS_BITS]) // synopsys parallel_case
|
casex (spr_addr[`OR1200_DUOFS_BITS]) // synopsys parallel_case
|
`ifdef OR1200_DU_DMR1
|
`ifdef OR1200_DU_DMR1
|
`OR1200_DU_OFS_DMR1:
|
`OR1200_DU_OFS_DMR1:
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.