| Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
|
//
|
// Revision 1.10 2001/10/21 17:57:16 lampret
|
// Revision 1.10 2001/10/21 17:57:16 lampret
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from ic.v and ic.v. Fixed CR+LF.
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from ic.v and ic.v. Fixed CR+LF.
|
//
|
//
|
// Revision 1.9 2001/10/14 13:12:09 lampret
|
// Revision 1.9 2001/10/14 13:12:09 lampret
|
// MP3 version.
|
// MP3 version.
|
| Line 188... |
Line 191... |
assign icbiu_stb_o = (ic_en) ? icfsm_biu_read : icimmu_stb_i;
|
assign icbiu_stb_o = (ic_en) ? icfsm_biu_read : icimmu_stb_i;
|
assign icbiu_we_o = 1'b0;
|
assign icbiu_we_o = 1'b0;
|
assign icbiu_sel_o = (ic_en & icfsm_biu_read) ? 4'b1111 : icpu_sel_i;
|
assign icbiu_sel_o = (ic_en & icfsm_biu_read) ? 4'b1111 : icpu_sel_i;
|
assign icbiu_cab_o = (ic_en) ? icfsm_burst : 1'b0;
|
assign icbiu_cab_o = (ic_en) ? icfsm_burst : 1'b0;
|
assign icpu_rty_o = ~icpu_ack_o;
|
assign icpu_rty_o = ~icpu_ack_o;
|
assign icimmu_tag_o = icpu_tag_i;
|
assign icimmu_tag_o = icimmu_err_o ? `OR1200_ITAG_BE : icpu_tag_i;
|
|
|
//
|
//
|
// CPU normal and error termination
|
// CPU normal and error termination
|
//
|
//
|
assign icpu_ack_o = ic_en ? icfsm_first_hit_ack | icfsm_first_miss_ack : icbiu_ack_i;
|
assign icpu_ack_o = ic_en ? icfsm_first_hit_ack | icfsm_first_miss_ack : icbiu_ack_i;
|
| Line 230... |
Line 233... |
.clk(clk),
|
.clk(clk),
|
.rst(rst),
|
.rst(rst),
|
.ic_en(ic_en),
|
.ic_en(ic_en),
|
.icimmu_cyc_i(icimmu_cyc_i),
|
.icimmu_cyc_i(icimmu_cyc_i),
|
.icimmu_stb_i(icimmu_stb_i),
|
.icimmu_stb_i(icimmu_stb_i),
|
// .icimmu_ci_i(icimmu_ci_i),
|
.icimmu_ci_i(icimmu_ci_i),
|
.icimmu_ci_i(1'b0),
|
|
.icpu_sel_i(icpu_sel_i),
|
.icpu_sel_i(icpu_sel_i),
|
.tagcomp_miss(tagcomp_miss),
|
.tagcomp_miss(tagcomp_miss),
|
.biudata_valid(icbiu_ack_i),
|
.biudata_valid(icbiu_ack_i),
|
.biudata_error(icbiu_err_i),
|
.biudata_error(icbiu_err_i),
|
.start_addr(icimmu_adr_i),
|
.start_addr(icimmu_adr_i),
|
