URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 504 |
Rev 562 |
| Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
|
//
|
// Revision 1.6 2001/10/21 17:57:16 lampret
|
// Revision 1.6 2001/10/21 17:57:16 lampret
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
//
|
//
|
// Revision 1.5 2001/10/14 13:12:09 lampret
|
// Revision 1.5 2001/10/14 13:12:09 lampret
|
// MP3 version.
|
// MP3 version.
|
| Line 239... |
Line 242... |
assign icimmu_stb_o = (!ic_en & immu_en) ? ~(miss | fault) & icpu_stb_dlyd : (miss | fault) ? 1'b0 : icpu_stb_i;
|
assign icimmu_stb_o = (!ic_en & immu_en) ? ~(miss | fault) & icpu_stb_dlyd : (miss | fault) ? 1'b0 : icpu_stb_i;
|
|
|
//
|
//
|
// Cache Inhibit
|
// Cache Inhibit
|
//
|
//
|
assign icimmu_ci_o = immu_en ? itlb_done & itlb_ci : !icimmu_adr_o[30];
|
assign icimmu_ci_o = immu_en ? itlb_done & itlb_ci : 1'b0;
|
|
|
//
|
//
|
// Physical address is either translated virtual address or
|
// Physical address is either translated virtual address or
|
// simply equal when IMMU is disabled
|
// simply equal when IMMU is disabled
|
//
|
//
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.