| Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.2 2002/01/14 06:18:22 lampret
|
|
// Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
|
|
//
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
//
|
//
|
// Revision 1.9 2001/10/21 17:57:16 lampret
|
// Revision 1.9 2001/10/21 17:57:16 lampret
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
| Line 84... |
Line 87... |
input [width-1:0] memdata;
|
input [width-1:0] memdata;
|
output [width-1:0] regdata;
|
output [width-1:0] regdata;
|
|
|
|
|
//
|
//
|
// Faster implementation of mem2reg
|
// In the past faster implementation of mem2reg (today probably slower)
|
//
|
//
|
`ifdef OR1200_MEM2REG_FAST
|
`ifdef OR1200_IMPL_MEM2REG2
|
|
|
`define OR1200_M2R_BYTE0 4'b0000
|
`define OR1200_M2R_BYTE0 4'b0000
|
`define OR1200_M2R_BYTE1 4'b0001
|
`define OR1200_M2R_BYTE1 4'b0001
|
`define OR1200_M2R_BYTE2 4'b0010
|
`define OR1200_M2R_BYTE2 4'b0010
|
`define OR1200_M2R_BYTE3 4'b0011
|
`define OR1200_M2R_BYTE3 4'b0011
|
