OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_top.v] - Diff between revs 1233 and 1252

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1233 Rev 1252
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.10.4.8  2004/01/17 21:14:14  simons
 
// Errors fixed.
 
//
// Revision 1.10.4.7  2004/01/17 19:06:38  simons
// Revision 1.10.4.7  2004/01/17 19:06:38  simons
// Error fixed.
// Error fixed.
//
//
// Revision 1.10.4.6  2004/01/17 18:39:48  simons
// Revision 1.10.4.6  2004/01/17 18:39:48  simons
// Error fixed.
// Error fixed.
Line 446... Line 449...
wire                    du_read;
wire                    du_read;
wire                    du_write;
wire                    du_write;
wire    [12:0]           du_except;
wire    [12:0]           du_except;
wire    [`OR1200_DU_DSR_WIDTH-1:0]     du_dsr;
wire    [`OR1200_DU_DSR_WIDTH-1:0]     du_dsr;
wire    [dw-1:0] du_dat_cpu;
wire    [dw-1:0] du_dat_cpu;
 
wire                    du_hwbkpt;
 
 
wire                    ex_freeze;
wire                    ex_freeze;
wire    [31:0]           ex_insn;
wire    [31:0]           ex_insn;
 
wire    [31:0]           id_pc;
wire    [`OR1200_BRANCHOP_WIDTH-1:0]     branch_op;
wire    [`OR1200_BRANCHOP_WIDTH-1:0]     branch_op;
wire    [31:0]           spr_dat_npc;
wire    [31:0]           spr_dat_npc;
wire    [31:0]           rf_dataw;
wire    [31:0]           rf_dataw;
 
 
`ifdef OR1200_BIST
`ifdef OR1200_BIST
Line 670... Line 675...
        .icpu_tag_i(icpu_tag_immu),
        .icpu_tag_i(icpu_tag_immu),
 
 
        // Connection CPU to external Debug port
        // Connection CPU to external Debug port
        .ex_freeze(ex_freeze),
        .ex_freeze(ex_freeze),
        .ex_insn(ex_insn),
        .ex_insn(ex_insn),
 
        .id_pc(id_pc),
        .branch_op(branch_op),
        .branch_op(branch_op),
        .du_stall(du_stall),
        .du_stall(du_stall),
        .du_addr(du_addr),
        .du_addr(du_addr),
        .du_dat_du(du_dat_du),
        .du_dat_du(du_dat_du),
        .du_read(du_read),
        .du_read(du_read),
        .du_write(du_write),
        .du_write(du_write),
        .du_dsr(du_dsr),
        .du_dsr(du_dsr),
        .du_except(du_except),
        .du_except(du_except),
        .du_dat_cpu(du_dat_cpu),
        .du_dat_cpu(du_dat_cpu),
 
        .du_hwbkpt(du_hwbkpt),
        .rf_dataw(rf_dataw),
        .rf_dataw(rf_dataw),
 
 
 
 
        // Connection IMMU and CPU internally
        // Connection IMMU and CPU internally
        .immu_en(immu_en),
        .immu_en(immu_en),
Line 917... Line 924...
        // RISC Internal Interface
        // RISC Internal Interface
        .clk(clk_i),
        .clk(clk_i),
        .rst(rst_i),
        .rst(rst_i),
        .dcpu_cycstb_i(dcpu_cycstb_cpu),
        .dcpu_cycstb_i(dcpu_cycstb_cpu),
        .dcpu_we_i(dcpu_we_cpu),
        .dcpu_we_i(dcpu_we_cpu),
 
        .dcpu_adr_i(dcpu_adr_cpu),
 
        .dcpu_dat_lsu(dcpu_dat_cpu),
 
        .dcpu_dat_dc(dcpu_dat_qmem),
        .icpu_cycstb_i(icpu_cycstb_cpu),
        .icpu_cycstb_i(icpu_cycstb_cpu),
        .ex_freeze(ex_freeze),
        .ex_freeze(ex_freeze),
        .branch_op(branch_op),
        .branch_op(branch_op),
        .ex_insn(ex_insn),
        .ex_insn(ex_insn),
 
        .id_pc(id_pc),
        .du_dsr(du_dsr),
        .du_dsr(du_dsr),
 
 
        // For Trace buffer
        // For Trace buffer
        .spr_dat_npc(spr_dat_npc),
        .spr_dat_npc(spr_dat_npc),
        .rf_dataw(rf_dataw),
        .rf_dataw(rf_dataw),
Line 935... Line 946...
        .du_dat_i(du_dat_cpu),
        .du_dat_i(du_dat_cpu),
        .du_dat_o(du_dat_du),
        .du_dat_o(du_dat_du),
        .du_read(du_read),
        .du_read(du_read),
        .du_write(du_write),
        .du_write(du_write),
        .du_except(du_except),
        .du_except(du_except),
 
        .du_hwbkpt(du_hwbkpt),
 
 
        // Access to DU's SPRs
        // Access to DU's SPRs
        .spr_cs(spr_cs[`OR1200_SPR_GROUP_DU]),
        .spr_cs(spr_cs[`OR1200_SPR_GROUP_DU]),
        .spr_write(spr_we),
        .spr_write(spr_we),
        .spr_addr(spr_addr),
        .spr_addr(spr_addr),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.