URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_29/] [or1200/] [rtl/] [verilog/] [or1200_du.v] - Diff between revs 1267 and 1337

Rev 1267	Rev 1337
Line 42...	Line 42...
`//////////////////////////////////////////////////////////////////////`	`//////////////////////////////////////////////////////////////////////`
`//`	`//`
`// CVS Revision History`	`// CVS Revision History`
`//`	`//`
`// $Log: not supported by cvs2svn $`	`// $Log: not supported by cvs2svn $`
	`// Revision 1.10 2004/04/05 08:29:57 lampret`
	`// Merged branch_qmem into main tree.`
	`//`
`// Revision 1.9.4.4 2004/02/11 01:40:11 lampret`	`// Revision 1.9.4.4 2004/02/11 01:40:11 lampret`
`// preliminary HW breakpoints support in debug unit (by default disabled). To enable define OR1200_DU_HWBKPTS.`	`// preliminary HW breakpoints support in debug unit (by default disabled). To enable define OR1200_DU_HWBKPTS.`
`//`	`//`
`// Revision 1.9.4.3 2004/01/18 10:08:00 simons`	`// Revision 1.9.4.3 2004/01/18 10:08:00 simons`
`// Error fixed.`	`// Error fixed.`
Line 1851...	Line 1854...
`//`	`//`
`// When DU is not implemented, drive all outputs as would when DU is disabled`	`// When DU is not implemented, drive all outputs as would when DU is disabled`
`//`	`//`
`assign dbg_bp_o = 1'b0;`	`assign dbg_bp_o = 1'b0;`
assign du_dsr = {`OR1200_DU_DSR_WIDTH{1'b0}};	assign du_dsr = {`OR1200_DU_DSR_WIDTH{1'b0}};
	`assign du_hwbkpt = 1'b0;`

`//`	`//`
`// Read DU registers`	`// Read DU registers`
`//`	`//`
`ifdef OR1200_DU_READREGS	`ifdef OR1200_DU_READREGS