Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
|
//
|
// Revision 1.10 2001/11/13 10:02:21 lampret
|
// Revision 1.10 2001/11/13 10:02:21 lampret
|
// Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc)
|
// Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc)
|
//
|
//
|
// Revision 1.9 2001/10/21 17:57:16 lampret
|
// Revision 1.9 2001/10/21 17:57:16 lampret
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
Line 87... |
Line 90... |
|
|
// Internal i/f
|
// Internal i/f
|
multicycle, flushpipe, extend_flush, lsu_stall, if_stall,
|
multicycle, flushpipe, extend_flush, lsu_stall, if_stall,
|
lsu_unstall, du_stall, mac_stall,
|
lsu_unstall, du_stall, mac_stall,
|
force_dslot_fetch,
|
force_dslot_fetch,
|
if_freeze, id_freeze, ex_freeze, wb_freeze
|
genpc_freeze, if_freeze, id_freeze, ex_freeze, wb_freeze
|
);
|
);
|
|
|
//
|
//
|
// I/O
|
// I/O
|
//
|
//
|
Line 104... |
Line 107... |
input if_stall;
|
input if_stall;
|
input lsu_unstall;
|
input lsu_unstall;
|
input force_dslot_fetch;
|
input force_dslot_fetch;
|
input du_stall;
|
input du_stall;
|
input mac_stall;
|
input mac_stall;
|
|
output genpc_freeze;
|
output if_freeze;
|
output if_freeze;
|
output id_freeze;
|
output id_freeze;
|
output ex_freeze;
|
output ex_freeze;
|
output wb_freeze;
|
output wb_freeze;
|
|
|
Line 128... |
Line 132... |
//
|
//
|
// 2. Inserting NOPs in the middle of pipeline only if supported:
|
// 2. Inserting NOPs in the middle of pipeline only if supported:
|
// At this time, only ex_freeze (and wb_freeze) can be deassrted when id_freeze (and if_freeze) are asserted.
|
// At this time, only ex_freeze (and wb_freeze) can be deassrted when id_freeze (and if_freeze) are asserted.
|
// This way NOP is asserted from stage ID into EX stage.
|
// This way NOP is asserted from stage ID into EX stage.
|
//
|
//
|
|
assign genpc_freeze = du_stall | flushpipe;
|
assign if_freeze = id_freeze | extend_flush;
|
assign if_freeze = id_freeze | extend_flush;
|
//assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze | force_dslot_fetch) & ~flushpipe | du_stall;
|
//assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze | force_dslot_fetch) & ~flushpipe | du_stall;
|
assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze | force_dslot_fetch) | du_stall;
|
assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze | force_dslot_fetch) | du_stall;
|
assign ex_freeze = wb_freeze;
|
assign ex_freeze = wb_freeze;
|
//assign wb_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze) & ~flushpipe | du_stall | mac_stall;
|
//assign wb_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze) & ~flushpipe | du_stall | mac_stall;
|