| Line 36... |
Line 36... |
#include "opcode/or32.h"
|
#include "opcode/or32.h"
|
#include "spr_defs.h"
|
#include "spr_defs.h"
|
#include "execute.h"
|
#include "execute.h"
|
#include "sprs.h"
|
#include "sprs.h"
|
|
|
|
#if DYNAMIC_EXECUTION
|
|
#include "sched.h"
|
|
#include "rec_i386.h"
|
|
#include "op_support.h"
|
|
#endif
|
|
|
extern oraddr_t pcprev;
|
extern oraddr_t pcprev;
|
|
|
int except_pending = 0;
|
int except_pending = 0;
|
|
|
static const char *except_names[] = {
|
static const char *except_names[] = {
|
| Line 56... |
Line 62... |
"Insn TLB Miss",
|
"Insn TLB Miss",
|
"Range",
|
"Range",
|
"System Call",
|
"System Call",
|
"Trap" };
|
"Trap" };
|
|
|
static const char *except_name(oraddr_t except)
|
const char *except_name(oraddr_t except)
|
{
|
{
|
return except_names[except >> 8];
|
return except_names[except >> 8];
|
}
|
}
|
|
|
|
#if DYNAMIC_EXECUTION
|
|
/* FIXME: Remove the need for this */
|
|
/* This is needed because immu_translate can be called from do_rfe and do_jump
|
|
* in which case the scheduler does not need to get run. immu_translate can also
|
|
* be called from mtspr in which case the exceptions that it generates happen
|
|
* during an instruction and the scheduler needs to get run. */
|
|
int immu_ex_from_insn = 0;
|
|
#endif
|
|
|
/* Asserts OR1K exception. */
|
/* Asserts OR1K exception. */
|
void except_handle(oraddr_t except, oraddr_t ea)
|
void except_handle(oraddr_t except, oraddr_t ea)
|
{
|
{
|
|
oraddr_t except_vector;
|
|
|
if(debug_ignore_exception (except))
|
if(debug_ignore_exception (except))
|
return;
|
return;
|
|
|
|
#if !(DYNAMIC_EXECUTION)
|
|
/* In the dynamic recompiler, this function never returns, so this is not
|
|
* needed. Ofcourse we could set it anyway, but then all code that checks
|
|
* this variable would break, since it is never reset */
|
except_pending = 1;
|
except_pending = 1;
|
|
#endif
|
|
|
if (config.sim.verbose)
|
if (config.sim.verbose)
|
PRINTF("Exception 0x%"PRIxADDR" (%s) at 0x%"PRIxADDR", EA: 0x%"PRIxADDR
|
PRINTF("Exception 0x%"PRIxADDR" (%s) at 0x%"PRIxADDR", EA: 0x%"PRIxADDR
|
", ppc: 0x%"PRIxADDR", npc: 0x%"PRIxADDR", dpc: 0x%"PRIxADDR
|
", ppc: 0x%"PRIxADDR", npc: 0x%"PRIxADDR", dpc: 0x%"PRIxADDR
|
", cycles %lld, #%lld\n",
|
", cycles %lld, #%lld\n",
|
except, except_name(except), pcprev, ea, cpu_state.pc, pcnext,
|
except, except_name(except), pcprev, ea, cpu_state.pc, pcnext,
|
cpu_state.pc_delay, runtime.sim.cycles, runtime.cpu.instructions);
|
cpu_state.pc_delay, runtime.sim.cycles, runtime.cpu.instructions);
|
|
|
pcnext = except + (testsprbits (SPR_SR, SPR_SR_EPH) ? 0xf0000000 : 0x00000000);
|
except_vector = except + (testsprbits (SPR_SR, SPR_SR_EPH) ? 0xf0000000 : 0x00000000);
|
|
|
|
#if !(DYNAMIC_EXECUTION)
|
|
pcnext = except_vector;
|
|
#endif
|
|
|
cpu_state.sprs[SPR_EEAR_BASE] = ea;
|
cpu_state.sprs[SPR_EEAR_BASE] = ea;
|
cpu_state.sprs[SPR_ESR_BASE] = cpu_state.sprs[SPR_SR];
|
cpu_state.sprs[SPR_ESR_BASE] = cpu_state.sprs[SPR_SR];
|
|
|
cpu_state.sprs[SPR_SR] &= ~SPR_SR_OVE; /* Disable overflow flag exception. */
|
cpu_state.sprs[SPR_SR] &= ~SPR_SR_OVE; /* Disable overflow flag exception. */
|
| Line 88... |
Line 114... |
cpu_state.sprs[SPR_SR] |= SPR_SR_SM; /* SUPV mode */
|
cpu_state.sprs[SPR_SR] |= SPR_SR_SM; /* SUPV mode */
|
cpu_state.sprs[SPR_SR] &= ~(SPR_SR_IEE | SPR_SR_TEE); /* Disable interrupts. */
|
cpu_state.sprs[SPR_SR] &= ~(SPR_SR_IEE | SPR_SR_TEE); /* Disable interrupts. */
|
|
|
/* Address translation is always disabled when starting exception. */
|
/* Address translation is always disabled when starting exception. */
|
cpu_state.sprs[SPR_SR] &= ~SPR_SR_DME;
|
cpu_state.sprs[SPR_SR] &= ~SPR_SR_DME;
|
cpu_state.sprs[SPR_SR] &= ~SPR_SR_IME;
|
|
|
#if DYNAMIC_EXECUTION
|
|
/* If we were called from do_scheduler and there were more jobs scheduled to
|
|
* run after this, they won't run unless the following call is made since this
|
|
* function never returns. (If we weren't called from do_scheduler, then the
|
|
* job at the head of the queue will still have some time remaining) */
|
|
if(scheduler.job_queue->time <= 0)
|
|
do_scheduler();
|
|
#endif
|
|
|
switch(except) {
|
switch(except) {
|
/* EPCR is irrelevent */
|
/* EPCR is irrelevent */
|
case EXCEPT_RESET:
|
case EXCEPT_RESET:
|
break;
|
break;
|
/* EPCR is loaded with address of instruction that caused the exception */
|
/* EPCR is loaded with address of instruction that caused the exception */
|
|
case EXCEPT_ITLBMISS:
|
|
case EXCEPT_IPF:
|
|
#if DYNAMIC_EXECUTION
|
|
/* In immu_translate except_handle is called with except_handle(..., virtaddr) */
|
|
/* Add the immu miss delay to the cycle counter */
|
|
if(!immu_ex_from_insn)
|
|
mtspr(SPR_EPCR_BASE, get_pc() - (cpu_state.delay_insn ? 4 : 0));
|
|
else
|
|
/* This exception came from an l.mtspr instruction in which case the pc
|
|
* points to the l.mtspr instruction when in acutal fact, it is the next
|
|
* instruction that would have faulted/missed. ea is used instead of
|
|
* cpu_state.pc + 4 because in the event that the l.mtspr instruction is
|
|
* in the delay slot of a page local jump the fault must happen on the
|
|
* instruction that was jumped to. This is handled in recheck_immu. */
|
|
mtspr(SPR_EPCR_BASE, ea);
|
|
run_sched_out_of_line(immu_ex_from_insn);
|
|
immu_ex_from_insn = 0;
|
|
break;
|
|
#endif
|
/* All these exceptions happen during a simulated instruction */
|
/* All these exceptions happen during a simulated instruction */
|
case EXCEPT_BUSERR:
|
case EXCEPT_BUSERR:
|
case EXCEPT_DPF:
|
case EXCEPT_DPF:
|
case EXCEPT_IPF:
|
|
case EXCEPT_ALIGN:
|
case EXCEPT_ALIGN:
|
case EXCEPT_ILLEGAL:
|
case EXCEPT_ILLEGAL:
|
case EXCEPT_DTLBMISS:
|
case EXCEPT_DTLBMISS:
|
case EXCEPT_ITLBMISS:
|
|
case EXCEPT_RANGE:
|
case EXCEPT_RANGE:
|
case EXCEPT_TRAP:
|
case EXCEPT_TRAP:
|
|
#if DYNAMIC_EXECUTION
|
|
/* Since these exceptions happen during a simulated instruction and this
|
|
* function jumps out to the exception vector the scheduler would never have
|
|
* a chance to run, therefore run it now */
|
|
run_sched_out_of_line(1);
|
|
#endif
|
mtspr(SPR_EPCR_BASE, cpu_state.pc - (cpu_state.delay_insn ? 4 : 0));
|
mtspr(SPR_EPCR_BASE, cpu_state.pc - (cpu_state.delay_insn ? 4 : 0));
|
break;
|
break;
|
/* EPCR is loaded with address of next not-yet-executed instruction */
|
/* EPCR is loaded with address of next not-yet-executed instruction */
|
case EXCEPT_SYSCALL:
|
case EXCEPT_SYSCALL:
|
mtspr(SPR_EPCR_BASE, (cpu_state.pc + 4) - (cpu_state.delay_insn ? 4 : 0));
|
mtspr(SPR_EPCR_BASE, (cpu_state.pc + 4) - (cpu_state.delay_insn ? 4 : 0));
|
| Line 116... |
Line 173... |
/* These exceptions happen AFTER (or before) an instruction has been
|
/* These exceptions happen AFTER (or before) an instruction has been
|
* simulated, therefore the pc already points to the *next* instruction */
|
* simulated, therefore the pc already points to the *next* instruction */
|
case EXCEPT_TICK:
|
case EXCEPT_TICK:
|
case EXCEPT_INT:
|
case EXCEPT_INT:
|
mtspr(SPR_EPCR_BASE, cpu_state.pc - (cpu_state.delay_insn ? 4 : 0));
|
mtspr(SPR_EPCR_BASE, cpu_state.pc - (cpu_state.delay_insn ? 4 : 0));
|
|
#if !(DYNAMIC_EXECUTION)
|
/* If we don't update the pc now, then it will only happen *after* the next
|
/* If we don't update the pc now, then it will only happen *after* the next
|
* instruction (There would be serious problems if the next instruction just
|
* instruction (There would be serious problems if the next instruction just
|
* happens to be a branch), when it should happen NOW. */
|
* happens to be a branch), when it should happen NOW. */
|
cpu_state.pc = pcnext;
|
cpu_state.pc = pcnext;
|
pcnext += 4;
|
pcnext += 4;
|
|
#else
|
|
/* except_handle() mucks around with the temporaries, which are in the state
|
|
* of the last instruction executed and not the next one, to which the pc
|
|
* now points to */
|
|
cpu_state.pc -= 4;
|
|
#endif
|
break;
|
break;
|
}
|
}
|
|
|
|
/* Address trnaslation is here because run_sched_out_of_line calls
|
|
* eval_insn_direct which checks out the immu for the address translation but
|
|
* if it would be disabled above then there would be not much point... */
|
|
cpu_state.sprs[SPR_SR] &= ~SPR_SR_IME;
|
|
|
|
/* Complex/simple execution strictly don't need this because of the
|
|
* next_delay_insn thingy but in the dynamic execution modell that doesn't
|
|
* exist and thus cpu_state.insn_delay would stick in the exception handler
|
|
* causeing grief if the first instruction of the exception handler is also in
|
|
* the delay slot of the previous instruction */
|
cpu_state.delay_insn = 0;
|
cpu_state.delay_insn = 0;
|
|
|
|
#if DYNAMIC_EXECUTION
|
|
/* Save the registers that are in the temporaries */
|
|
if(!cpu_state.ts_current)
|
|
upd_reg_from_t(cpu_state.pc);
|
|
|
|
cpu_state.pc = except_vector;
|
|
cpu_state.ts_current = 0;
|
|
jump_dyn_code(except_vector);
|
|
#endif
|
}
|
}
|
|
|
No newline at end of file
|
No newline at end of file
|
