URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 1537 |
Rev 1538 |
| Line 40... |
Line 40... |
struct {
|
struct {
|
int enabled; /* Whether IMMU is enabled */
|
int enabled; /* Whether IMMU is enabled */
|
int nways; /* Number of ITLB ways */
|
int nways; /* Number of ITLB ways */
|
int nsets; /* Number of ITLB sets */
|
int nsets; /* Number of ITLB sets */
|
int pagesize; /* ITLB page size */
|
int pagesize; /* ITLB page size */
|
|
int pagesize_log2; /* ITLB page size (log2(pagesize)) */
|
|
oraddr_t page_offset_mask; /* Address mask to get page offset */
|
|
oraddr_t page_mask; /* Page number mask (diff. from vpn) */
|
|
oraddr_t vpn_mask; /* Address mask to get vpn */
|
|
int lru_reload; /* What to reload the lru value to */
|
|
oraddr_t set_mask; /* Mask to get set of an address */
|
int entrysize; /* ITLB entry size */
|
int entrysize; /* ITLB entry size */
|
int ustates; /* number of ITLB usage states */
|
int ustates; /* number of ITLB usage states */
|
int missdelay; /* How much cycles does the miss cost */
|
int missdelay; /* How much cycles does the miss cost */
|
int hitdelay; /* How much cycles does the hit cost */
|
int hitdelay; /* How much cycles does the hit cost */
|
} immu;
|
} immu;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.