OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [gen_or1k_isa/] [sources/] [or32.c] - Diff between revs 1452 and 1475

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1452 Rev 1475
Line 18... Line 18...
along with this program; if not, write to the Free Software
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
 
 
/*
/*
 * $Log: not supported by cvs2svn $
 * $Log: not supported by cvs2svn $
 
 * Revision 1.44  2005/03/31 16:09:57  nogj
 
 * Implement a dynamic recompiler to speed up the execution
 
 *
 * Revision 1.43  2005/03/31 16:01:59  nogj
 * Revision 1.43  2005/03/31 16:01:59  nogj
 * Reclasify l.trap and l.sys to be an exception instruction
 * Reclasify l.trap and l.sys to be an exception instruction
 *
 *
 * Revision 1.42  2005/03/16 12:25:56  nogj
 * Revision 1.42  2005/03/16 12:25:56  nogj
 * Fix the parameters to the l.ff1/l.maci instructions
 * Fix the parameters to the l.ff1/l.maci instructions
Line 162... Line 165...
{ "l.psync",   "",             "00 0x8  10100 00000 0000 0000 0000 0000", EFN,
{ "l.psync",   "",             "00 0x8  10100 00000 0000 0000 0000 0000", EFN,
  0, it_unknown },
  0, it_unknown },
{ "l.csync",   "",             "00 0x8  11000 00000 0000 0000 0000 0000", EFN,
{ "l.csync",   "",             "00 0x8  11000 00000 0000 0000 0000 0000", EFN,
  0, it_unknown },
  0, it_unknown },
{ "l.rfe",     "",             "00 0x9  ----- ----- ---- ---- ---- ----",
{ "l.rfe",     "",             "00 0x9  ----- ----- ---- ---- ---- ----",
  EF(l_rfe), OR32_IF_DELAY, it_exception },
  EF(l_rfe), 0, it_exception },
{ "lv.all_eq.b","rD,rA,rB",    "00 0xA  DDDDD AAAAA BBBB B--- 0x1 0x0", EFI, 0,
{ "lv.all_eq.b","rD,rA,rB",    "00 0xA  DDDDD AAAAA BBBB B--- 0x1 0x0", EFI, 0,
  it_unknown },
  it_unknown },
{ "lv.all_eq.h","rD,rA,rB",    "00 0xA  DDDDD AAAAA BBBB B--- 0x1 0x1", EFI, 0,
{ "lv.all_eq.h","rD,rA,rB",    "00 0xA  DDDDD AAAAA BBBB B--- 0x1 0x1", EFI, 0,
  it_unknown },
  it_unknown },
{ "lv.all_ge.b","rD,rA,rB",    "00 0xA  DDDDD AAAAA BBBB B--- 0x1 0x2", EFI, 0,
{ "lv.all_ge.b","rD,rA,rB",    "00 0xA  DDDDD AAAAA BBBB B--- 0x1 0x2", EFI, 0,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.