OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [README] - Diff between revs 12 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 18
Line 22... Line 22...
optimization methods, it has a bit strange memory model. It is abstract and
optimization methods, it has a bit strange memory model. It is abstract and
physical at the same time. I can't really explain, just check the sources if
physical at the same time. I can't really explain, just check the sources if
interested. Some other things are strange or incomplete too (like
interested. Some other things are strange or incomplete too (like
C library emulation, currently supports only printf via simprintf).
C library emulation, currently supports only printf via simprintf).
 
 
MMMU directory is not functional. Someday (Nov/1999 probably) it
MMU directory is not functional. Someday it will be filled with code for
will be filled with code for virtual memory simulation.
virtual memory simulation.
 
 
 
 
Installation
Installation
============
============
 
 
To compile, run the configure script and specify the target architecture.
To compile, run the configure script and specify the target architecture.
Example:
Example:
 
 
  $ ./configure --target=or1k
  $ ./configure --target=or32
 
 
After that, just issue "make all" command. By default there should be no
After that, just issue "make all" command. By default there should be no
warnings. There is no "make install". Just use it from default location
warnings. There is no "make install". Just use it from default location
or copy it to your bin directory (usually something like /usr/local/bin
or copy it to your bin directory (usually something like /usr/local/bin
or ~/bin).
or ~/bin).
Line 48... Line 48...
and recompile everything (do 'make all' again).
and recompile everything (do 'make all' again).
 
 
Simulator test
Simulator test
==============
==============
 
 
Issue 'sim testbench/dhry.or1k' or 'sim testbench/dhry.dlx' to
Issue 'sim testbench/dhry.or32' or 'sim testbench/dhry.dlx' to
test simulator. See testbench/README for details about Dhrystone 2.1
test simulator. See testbench/README for details about Dhrystone 2.1
benchmark.
benchmark.
 
 
OpenRISC and open cores
OpenRISC and open cores
=======================
=======================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.