OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [peripheral/] [mc.c] - Diff between revs 239 and 261

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 239 Rev 261
Line 22... Line 22...
  section mc
  section mc
    enable = 1
    enable = 1
    POC = 0x13243545
    POC = 0x13243545
  end
  end
 
 
   Simulates only bank switching.
   Limitations:
 
    - memory refresh is not simulated
 */
 */
 
 
#include "mc.h"
#include "mc.h"
#include "abstract.h"
#include "abstract.h"
 
#include "sim-config.h"
 
 
 
static struct mc mc;
 
 
 
void set_csc_tms (int i, unsigned long csc, unsigned long tms) {
 
  if (1);
 
}
 
 
 
/* Set a specific MC register with value. */
 
void mc_write_word(unsigned long addr, unsigned long value)
 
{
 
        int chipsel;
 
 
 
        debug("mc_write_word(%x,%08x)\n", addr, (unsigned)value);
 
 
 
  addr -= config.mc.baseaddr;
 
 
 
        switch (addr) {
 
          case MC_CSR:
 
            mc.csr = value;
 
            break;
 
          case MC_POC:
 
            fprintf (stderr, "warning: write to MC's POC register!");
 
            break;
 
          case MC_BA_MASK:
 
            mc.ba_mask = value;
 
            break;
 
                default:
 
                  if (addr >= MC_CSC(0) && addr <= MC_TMS(N_CE - 1)) {
 
                    addr -= MC_CSC(0);
 
                    if ((addr >> 2) & 1)
 
                      mc.tms[addr >> 3] = value;
 
                    else
 
                      mc.csc[addr >> 3] = value;
 
 
 
                    set_csc_tms (addr >> 3, mc.csc[addr >> 3], mc.tms[addr >> 3]);
 
                    break;
 
                  } else
 
                        debug("write out of range (addr %x)\n", addr + config.mc.baseaddr);
 
        }
 
}
 
 
 
/* Read a specific MC register. */
 
unsigned long mc_read_word(unsigned long addr)
 
{
 
        unsigned char value = 0;
 
        int chipsel;
 
 
 
        debug("mc_read_word(%x)\n", addr);
 
 
 
  addr -= config.mc.baseaddr;
 
 
 
        switch (addr) {
 
          case MC_CSR:
 
            value = mc.csr;
 
            break;
 
          case MC_POC:
 
            value = mc.poc;
 
            break;
 
          case MC_BA_MASK:
 
            value = mc.ba_mask;
 
            break;
 
                default:
 
                  if (addr >= MC_CSC(0) && addr <= MC_TMS(N_CE - 1)) {
 
                    addr -= MC_CSC(0);
 
                    if ((addr >> 2) & 1)
 
                      value = mc.tms[addr >> 3];
 
                    else
 
                      value = mc.csc[addr >> 3];
 
                  } else
 
                        debug("read out of range (addr %x)\n", addr + config.mc.baseaddr);
 
            break;
 
        }
 
        return value;
 
}
 
 
 
/* Read POC register and init memory controler regs. */
 
void mc_reset()
 
{
 
  if (config.mc.enabled) {
 
        printf("Resetting memory controller.\n");
 
        memset(&mc, 0, sizeof(struct mc));
 
 
 
    mc.poc = config.mc.POC;
 
        register_memoryarea(config.mc.baseaddr, MC_ADDR_SPACE, 4, mc_read_word, mc_write_word);
 
  }
 
}
 
 
 
inline void mc_clock()
 
{
 
}
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.