OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cuc/] [insn.h] - Diff between revs 931 and 932

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 931 Rev 932
Line 56... Line 56...
#define II_MASK   0x0fff
#define II_MASK   0x0fff
#define II_MEM    0x1000
#define II_MEM    0x1000
#define II_SIGNED 0x2000
#define II_SIGNED 0x2000
 
 
#define II_IS_LOAD(x) ((x) == II_LB || (x) == II_LH || (x) == II_LW)
#define II_IS_LOAD(x) ((x) == II_LB || (x) == II_LH || (x) == II_LW)
 
#define II_IS_STORE(x) ((x) == II_SB || (x) == II_SH || (x) == II_SW)
#define II_MEM_WIDTH(x) (((x) == II_LB || (x) == II_SB) ? 1 :\
#define II_MEM_WIDTH(x) (((x) == II_LB || (x) == II_SB) ? 1 :\
                         ((x) == II_LH || (x) == II_SH) ? 2 :\
                         ((x) == II_LH || (x) == II_SH) ? 2 :\
                         ((x) == II_LW || (x) == II_SW) ? 4 : -1)
                         ((x) == II_LW || (x) == II_SW) ? 4 : -1)
 
 
/* List of known instructions and their rtl representation */
/* List of known instructions and their rtl representation */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.