URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 428 |
Rev 433 |
| Line 35... |
Line 35... |
struct {
|
struct {
|
int enabled; /* Is tick timer enabled? */
|
int enabled; /* Is tick timer enabled? */
|
int irq; /* IRQ of this device */
|
int irq; /* IRQ of this device */
|
} tick;
|
} tick;
|
|
|
int clkcycle_ns; /* Clock cycle in nanoseconds */
|
|
|
|
int nuarts;
|
int nuarts;
|
int uarts_enabled;
|
int uarts_enabled;
|
struct {
|
struct {
|
char rxfile[STR_SIZE]; /* Filename for RX */
|
char rxfile[STR_SIZE]; /* Filename for RX */
|
char txfile[STR_SIZE]; /* Filename for TX (required) */
|
char txfile[STR_SIZE]; /* Filename for TX (required) */
|
| Line 153... |
Line 151... |
char prof_fn[STR_SIZE]; /* Profiler filename */
|
char prof_fn[STR_SIZE]; /* Profiler filename */
|
|
|
int history; /* instruction stream history analysis */
|
int history; /* instruction stream history analysis */
|
int exe_log; /* Print out RTL states? */
|
int exe_log; /* Print out RTL states? */
|
char exe_log_fn[STR_SIZE]; /* RTL state comparison filename */
|
char exe_log_fn[STR_SIZE]; /* RTL state comparison filename */
|
|
long clkcycle_ps; /* Clock duration in ps */
|
} sim;
|
} sim;
|
|
|
struct {
|
struct {
|
int enabled; /* Whether is debug module enabled */
|
int enabled; /* Whether is debug module enabled */
|
int gdb_enabled; /* Whether is debugging with gdb possible */
|
int gdb_enabled; /* Whether is debugging with gdb possible */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.