OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] [xess.ld] - Diff between revs 224 and 410

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 224 Rev 410
Line 1... Line 1...
MEMORY
MEMORY
        {
        {
        reset   : ORIGIN = 0x00000100, LENGTH = 0x00001f00
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        ram     : ORIGIN = 0x80000000, LENGTH = 0x00200000
        flash  : ORIGIN = 0x00002000, LENGTH = 0x001fe000
 
        ram    : ORIGIN = 0x40000000, LENGTH = 0x00200000
        }
        }
 
 
SECTIONS
SECTIONS
{
{
        .reset :
      .except :
        AT ( 0x00000100 )
 
        {
        {
        *(.reset)
        *(.except)
        _src_beg = .;
        } > except
        } > reset
 
        .text :
        .text :
        AT ( ADDR (.reset) + SIZEOF (.reset) )
 
        {
        {
        _dst_beg = .;
 
        *(.text)
        *(.text)
        } > ram
         _src_beg = .;
 
        } > flash
        .data :
        .data :
        AT ( ADDR (.reset) + SIZEOF (.reset) + SIZEOF (.text))
        AT ( ADDR (.text) + SIZEOF (.text) )
        {
        {
 
        _dst_beg = .;
        *(.data)
        *(.data)
        _dst_end = .;
        _dst_end = .;
        } > ram
        } > ram
        .bss :
        .bss :
        {
        {
        *(.bss)
        *(.bss)
        } > reset
        } > ram
 
      .stack :
 
        {
 
        *(.stack)
 
        _ram_end = .;
 
        } > ram
}
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.