URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [toplevel.c] - Diff between revs 397 and 424
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 397 |
Rev 424 |
| Line 50... |
Line 50... |
#include "coff.h"
|
#include "coff.h"
|
|
|
#include "gdbcomm.h"
|
#include "gdbcomm.h"
|
|
|
/* CVS revision number. */
|
/* CVS revision number. */
|
const char rcsrev[] = "$Revision: 1.48 $";
|
const char rcsrev[] = "$Revision: 1.49 $";
|
|
|
/* Continuos run versus single step tracing switch. */
|
/* Continuos run versus single step tracing switch. */
|
int cont_run;
|
int cont_run;
|
|
|
/* History of execution */
|
/* History of execution */
|
| Line 152... |
Line 152... |
void debugmem( unsigned long from, unsigned long to );
|
void debugmem( unsigned long from, unsigned long to );
|
|
|
/* Initalizes all devices and sim */
|
/* Initalizes all devices and sim */
|
void sim_init ()
|
void sim_init ()
|
{
|
{
|
|
init_memory_table ();
|
init_labels();
|
init_labels();
|
init_breakpoints();
|
init_breakpoints();
|
initstats();
|
initstats();
|
build_automata();
|
build_automata();
|
|
|
| Line 241... |
Line 242... |
if (config.vapi.enabled) {
|
if (config.vapi.enabled) {
|
vapi_init ();
|
vapi_init ();
|
if (config.sim.verbose)
|
if (config.sim.verbose)
|
printf ("VAPI started, waiting for clients.\n");
|
printf ("VAPI started, waiting for clients.\n");
|
}
|
}
|
|
lock_memory_table ();
|
|
|
uart_reset();
|
uart_reset();
|
dma_reset();
|
dma_reset();
|
eth_reset();
|
eth_reset();
|
tick_reset();
|
tick_reset();
|
| Line 331... |
Line 333... |
#endif
|
#endif
|
|
|
/* Read configuration file. */
|
/* Read configuration file. */
|
if (!runtime.sim.script_file_specified)
|
if (!runtime.sim.script_file_specified)
|
read_script_file ("sim.cfg");
|
read_script_file ("sim.cfg");
|
|
if (!runtime.sim.script_file_specified && config.sim.verbose)
|
|
fprintf (stderr, "WARNING: No config file read, assuming default configuration.\n");
|
print_config();
|
print_config();
|
sim_init ();
|
sim_init ();
|
signal(SIGINT, ctrl_c);
|
signal(SIGINT, ctrl_c);
|
|
|
while(1) {
|
while(1) {
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.