OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [insight/] [opcodes/] [or32.c] - Diff between revs 1350 and 1384

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1350 Rev 1384
Line 18... Line 18...
along with this program; if not, write to the Free Software
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
 
 
/*
/*
 * $Log: not supported by cvs2svn $
 * $Log: not supported by cvs2svn $
 
 * Revision 1.41  2005/02/09 17:41:03  nogj
 
 * Mark a simulated cpu address as such, by introducing the new oraddr_t type
 
 *
 * Revision 1.40  2005/01/27 14:14:13  nogj
 * Revision 1.40  2005/01/27 14:14:13  nogj
 * Remove the global op structure
 * Remove the global op structure
 *
 *
 * Revision 1.39  2005/01/27 13:35:40  nogj
 * Revision 1.39  2005/01/27 13:35:40  nogj
 *  * Fix generate.c to produce a execgen.c with less warnings.
 *  * Fix generate.c to produce a execgen.c with less warnings.
Line 337... Line 340...
 
 
{ "l.jr",      "rB",           "01 0x1  ----- ----- BBBB B--- ---- ----",
{ "l.jr",      "rB",           "01 0x1  ----- ----- BBBB B--- ---- ----",
  EF(l_jr), OR32_IF_DELAY, it_jump },
  EF(l_jr), OR32_IF_DELAY, it_jump },
{ "l.jalr",    "rB",           "01 0x2  ----- ----- BBBB B--- ---- ----",
{ "l.jalr",    "rB",           "01 0x2  ----- ----- BBBB B--- ---- ----",
  EF(l_jalr), OR32_IF_DELAY, it_jump },
  EF(l_jalr), OR32_IF_DELAY, it_jump },
{ "l.maci",    "rB,I",         "01 0x3  IIIII ----- BBBB BIII IIII IIII",
{ "l.maci",    "rA,I",         "01 0x3  IIIII ----- AAAA AIII IIII IIII",
  EF(l_mac), 0, it_mac },
  EF(l_mac), 0, it_mac },
{ "l.cust1",   "",             "01 0xC  ----- ----- ---- ---- ---- ----",
{ "l.cust1",   "",             "01 0xC  ----- ----- ---- ---- ---- ----",
  EF(l_cust1), 0, it_unknown },
  EF(l_cust1), 0, it_unknown },
{ "l.cust2",   "",             "01 0xD  ----- ----- ---- ---- ---- ----",
{ "l.cust2",   "",             "01 0xD  ----- ----- ---- ---- ---- ----",
  EF(l_cust2), 0, it_unknown },
  EF(l_cust2), 0, it_unknown },
Line 528... Line 531...
  EF(l_exthz), 0, it_move },
  EF(l_exthz), 0, it_move },
{ "l.extwz",   "rD,rA",     "11 0x8  DDDDD AAAAA ---- --00 01-- 0xD",
{ "l.extwz",   "rD,rA",     "11 0x8  DDDDD AAAAA ---- --00 01-- 0xD",
  EF(l_extwz), 0, it_move },
  EF(l_extwz), 0, it_move },
{ "l.cmov",    "rD,rA,rB",     "11 0x8  DDDDD AAAAA BBBB B-00 ---- 0xE",
{ "l.cmov",    "rD,rA,rB",     "11 0x8  DDDDD AAAAA BBBB B-00 ---- 0xE",
  EF(l_cmov), OR32_R_FLAG, it_move },
  EF(l_cmov), OR32_R_FLAG, it_move },
{ "l.ff1",     "rD,rA,rB",     "11 0x8  DDDDD AAAAA BBBB B-00 ---- 0xF", EFI,
{ "l.ff1",     "rD,rA",     "11 0x8  DDDDD AAAAA ---- --00 ---- 0xF", EFI, 0,
  0, it_arith },
  it_arith },
 
 
{ "l.sfeq",    "rA,rB",        "11 0x9  00000 AAAAA BBBB B--- ---- ----",
{ "l.sfeq",    "rA,rB",        "11 0x9  00000 AAAAA BBBB B--- ---- ----",
  EF(l_sfeq), OR32_W_FLAG, it_compare },
  EF(l_sfeq), OR32_W_FLAG, it_compare },
{ "l.sfne",    "rA,rB",        "11 0x9  00001 AAAAA BBBB B--- ---- ----",
{ "l.sfne",    "rA,rB",        "11 0x9  00001 AAAAA BBBB B--- ---- ----",
  EF(l_sfne), OR32_W_FLAG, it_compare },
  EF(l_sfne), OR32_W_FLAG, it_compare },

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.