URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [trunk/] [jtag/] [Makefile] - Diff between revs 1246 and 1259
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 1246 |
Rev 1259 |
| Line 1... |
Line 1... |
CFLAGS = -g -O2
|
CFLAGS = -g -O2
|
#CFLAGS = -g -O2 -DDEBUG2 #-DDEBUG
|
#CFLAGS = -g -O2 -DDEBUG2 #-DDEBUG
|
|
|
all: jp1-xess jp1-xilinx jp1-rtl_sim jp2-xess jp2-xilinx jp2-rtl_sim
|
all: jp1-xess jp1-xilinx jp1-rtl_sim jp2-xess jp2-xilinx jp2-rtl_sim
|
|
|
jp1-rtl_sim: dummy
|
jp1-rtl_sim: Makefile
|
rm -f jp1-rtl_sim
|
rm -f jp1-rtl_sim
|
gcc jp1.c $(CFLAGS) -o jp1-rtl_sim -DRTL_SIM
|
gcc jp1.c $(CFLAGS) -o jp1-rtl_sim -DRTL_SIM
|
|
|
jp1-xilinx: dummy
|
jp1-xilinx: Makefile
|
rm -f jp1-xilinx
|
rm -f jp1-xilinx
|
gcc jp1.c $(CFLAGS) -o jp1-xilinx -DXILINX_PARALLEL_CABLE_III
|
gcc jp1.c $(CFLAGS) -o jp1-xilinx -DXILINX_PARALLEL_CABLE_III
|
|
|
jp1-xess: dummy
|
jp1-xess: Makefile
|
rm -f jp1-xess
|
rm -f jp1-xess
|
gcc jp1.c $(CFLAGS) -o jp1-xess -DXESS_PARALLEL_CABLE
|
gcc jp1.c $(CFLAGS) -o jp1-xess -DXESS_PARALLEL_CABLE
|
|
|
jp2-rtl_sim: dummy
|
jp2-rtl_sim: Makefile
|
rm -f jp2-rtl_sim
|
rm -f jp2-rtl_sim
|
gcc jp2.c gdb.c $(CFLAGS) -o jp2-rtl_sim -DRTL_SIM
|
gcc jp2.c gdb2.c $(CFLAGS) -o jp2-rtl_sim -DRTL_SIM
|
|
|
jp2-xilinx: dummy
|
jp2-xilinx: Makefile
|
rm -f jp2-xilinx
|
rm -f jp2-xilinx
|
gcc jp2.c gdb.c $(CFLAGS) -o jp2-xilinx -DXILINX_PARALLEL_CABLE_III
|
gcc jp2.c gdb2.c $(CFLAGS) -o jp2-xilinx -DXILINX_PARALLEL_CABLE_III
|
|
|
jp2-xess: dummy
|
jp2-xess: Makefile
|
rm -f jp2-xess
|
rm -f jp2-xess
|
gcc jp2.c gdb.c $(CFLAGS) -o jp2-xess -DXESS_PARALLEL_CABLE
|
gcc jp2.c gdb2.c $(CFLAGS) -o jp2-xess -DXESS_PARALLEL_CABLE
|
|
|
clean: dummy
|
clean: Makefile
|
rm -f jp1-xess jp1-xilinx jp1-rtl_sim jp2-xess jp2-xilinx jp2-rtl_sim *.o *~
|
rm -f jp1-xess jp1-xilinx jp1-rtl_sim jp2-xess jp2-xilinx jp2-rtl_sim *.o *~
|
|
|
dummy:
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.