OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [newlib/] [libgloss/] [m32r/] [m32r-lib.c] - Diff between revs 39 and 56

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 56
Line 1... Line 1...
/* Stand-alone library for M32R-EVA board.
/* Stand-alone library for M32R-EVA board.
 *
 *
 * Copyright (c) 1996 Cygnus Support
 * Copyright (c) 1996, 1998 Cygnus Support
 *
 *
 * The authors hereby grant permission to use, copy, modify, distribute,
 * The authors hereby grant permission to use, copy, modify, distribute,
 * and license this software and its documentation for any purpose, provided
 * and license this software and its documentation for any purpose, provided
 * that existing copyright notices are retained in all copies and that this
 * that existing copyright notices are retained in all copies and that this
 * notice is included verbatim in any distributions. No written agreement,
 * notice is included verbatim in any distributions. No written agreement,
Line 11... Line 11...
 * and need not follow the licensing terms described here, provided that
 * and need not follow the licensing terms described here, provided that
 * the new terms are clearly indicated on the first page of each file where
 * the new terms are clearly indicated on the first page of each file where
 * they apply.
 * they apply.
 */
 */
 
 
/* Serial I/O routines for M32R-EVA board */
/* #define REVC to enable handling of the original RevC board,
 
   which is no longer the default, nor is it supported.  */
 
 
 
#ifndef REVC
 
 
 
/* Serial I/O routines for MSA2000G01 board */
 
#define UART_INCHAR_ADDR        0xff004009
 
#define UART_OUTCHR_ADDR        0xff004007
 
#define UART_STATUS_ADDR        0xff004002
 
 
 
#else
 
 
 
/* Serial I/O routines for M32R-EVA board */
#define UART_INCHAR_ADDR        0xff102013
#define UART_INCHAR_ADDR        0xff102013
#define UART_OUTCHR_ADDR        0xff10200f
#define UART_OUTCHR_ADDR        0xff10200f
#define UART_STATUS_ADDR        0xff102006
#define UART_STATUS_ADDR        0xff102006
 
 
 
#endif
 
 
#define UART_INPUT_EMPTY        0x4
#define UART_INPUT_EMPTY        0x4
#define UART_OUTPUT_EMPTY       0x1
#define UART_OUTPUT_EMPTY       0x1
 
 
static volatile char  *rx_port   = (char *)  UART_INCHAR_ADDR;
static volatile char  *rx_port   = (unsigned char *)  UART_INCHAR_ADDR;
static volatile char  *tx_port   = (char *)  UART_OUTCHR_ADDR;
static volatile char  *tx_port   = (char *)  UART_OUTCHR_ADDR;
static volatile short *rx_status = (short *) UART_STATUS_ADDR;
static volatile short *rx_status = (short *) UART_STATUS_ADDR;
static volatile short *tx_status = (short *) UART_STATUS_ADDR;
static volatile short *tx_status = (short *) UART_STATUS_ADDR;
 
 
static int
static int
rx_rdy()
rx_rdy()
{
{
 
#ifndef REVC
 
  return (*rx_status & UART_INPUT_EMPTY);
 
#else
  return !(*rx_status & UART_INPUT_EMPTY);
  return !(*rx_status & UART_INPUT_EMPTY);
 
#endif
}
}
 
 
static int
static int
tx_rdy()
tx_rdy()
{
{
  return (*tx_status & UART_OUTPUT_EMPTY);
  return (*tx_status & UART_OUTPUT_EMPTY);
}
}
 
 
static unsigned char
static unsigned char
rx_char()
rx_uchar()
{
{
  return *rx_port;
  return *rx_port;
}
}
 
 
void
void
Line 53... Line 71...
int
int
getDebugChar()
getDebugChar()
{
{
  while (!rx_rdy())
  while (!rx_rdy())
    ;
    ;
  return rx_char();
  return rx_uchar();
}
}
 
 
void
void
putDebugChar(int c)
putDebugChar(int c)
{
{
Line 94... Line 112...
/* Setup trap TT to go to ROUTINE. */
/* Setup trap TT to go to ROUTINE. */
 
 
void
void
exceptionHandler (int tt, unsigned long routine)
exceptionHandler (int tt, unsigned long routine)
{
{
 
#ifndef REVC
 
  unsigned long *tb = (unsigned long *) 0x40;   /* Trap vector base address */
 
 
 
  tb[tt] = ((routine >> 2) | 0xff000000) - tt - (0x40 >> 2);
 
#else
  unsigned long *tb = 0; /* Trap vector base address */
  unsigned long *tb = 0; /* Trap vector base address */
 
 
  tb[tt] = ((routine >> 2) | 0xff000000) - tt;
  tb[tt] = ((routine >> 2) | 0xff000000) - tt;
 
#endif
}
}
 
 
/* Return the address of trap TT handler */
/* Return the address of trap TT handler */
 
 
unsigned long
unsigned long
getExceptionHandler (int tt)
getExceptionHandler (int tt)
{
{
 
#ifndef REVC
 
  unsigned long *tb = (unsigned long *) 0x40;   /* Trap vector base address */
 
 
 
  return ((tb[tt] + tt + (0x40 >> 2)) | 0xff000000) << 2;
 
#else
  unsigned long *tb = 0; /* Trap vector base address */
  unsigned long *tb = 0; /* Trap vector base address */
 
 
  return ((tb[tt] + tt) | 0xff000000) << 2;
  return ((tb[tt] + tt) | 0xff000000) << 2;
 
#endif
}
}
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.