OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or1k/] [arch.h] - Diff between revs 1350 and 1509

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1350 Rev 1509
Line 31... Line 31...
typedef uint32_t uorreg_t; /* An unsigned register of openrisc */
typedef uint32_t uorreg_t; /* An unsigned register of openrisc */
typedef int32_t orreg_t; /* A signed register of openrisc */
typedef int32_t orreg_t; /* A signed register of openrisc */
 
 
#define PRIxADDR "08" PRIx32 /* How to print an openrisc address in hex */
#define PRIxADDR "08" PRIx32 /* How to print an openrisc address in hex */
#define PRIxREG "08" PRIx32 /* How to print an openrisc register in hex */
#define PRIxREG "08" PRIx32 /* How to print an openrisc register in hex */
#define PRIdREG "08" PRId32 /* How to print an openrisc register in decimals */
#define PRIdREG PRId32 /* How to print an openrisc register in decimals */
 
 
#define ADDR_C(c) UINT32_C(c)
#define ADDR_C(c) UINT32_C(c)
#define REG_C(c) UINT32_C(c)
#define REG_C(c) UINT32_C(c)
 
 
/* Should args be passed on stack for simprintf
/* Should args be passed on stack for simprintf

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.