OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] [execute.c] - Diff between revs 1692 and 1744

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1692 Rev 1744
Line 1... Line 1...
/* execute.c -- OR1K architecture dependent simulation
/* execute.c -- OR1K architecture dependent simulation
 
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
 
   Copyright (C) 2008 Embecosm Limited
 
 
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
This file is part of OpenRISC 1000 Architectural Simulator.
This file is part of OpenRISC 1000 Architectural Simulator.
 
 
This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify it
it under the terms of the GNU General Public License as published by
   under the terms of the GNU General Public License as published by the Free
the Free Software Foundation; either version 2 of the License, or
   Software Foundation; either version 3 of the License, or (at your option)
(at your option) any later version.
   any later version.
 
 
This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful, but WITHOUT
but WITHOUT ANY WARRANTY; without even the implied warranty of
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
GNU General Public License for more details.
   more details.
 
 
You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License along
along with this program; if not, write to the Free Software
   with this program.  If not, see <http://www.gnu.org/licenses/>. */
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
 
 
/* Most of the OR1K simulation is done in here.
/* Most of the OR1K simulation is done in here.
 
 
   When SIMPLE_EXECUTION is defined below a file insnset.c is included!
   When SIMPLE_EXECUTION is defined below a file insnset.c is included!
*/
*/
Line 647... Line 651...
  hist_exec_tail->next = hist_exec_head;
  hist_exec_tail->next = hist_exec_head;
  hist_exec_head->prev = hist_exec_tail;
  hist_exec_head->prev = hist_exec_tail;
 
 
  /* Cpu configuration */
  /* Cpu configuration */
  cpu_state.sprs[SPR_UPR] = config.cpu.upr;
  cpu_state.sprs[SPR_UPR] = config.cpu.upr;
 
  cpu_state.sprs[SPR_CPUCFGR] = config.cpu.cfgr;                /* JPB */
 
  cpu_state.sprs[SPR_DCFGR]   = config.debug.cfgr;              /* JPB */
  cpu_state.sprs[SPR_VR] = config.cpu.rev & SPR_VR_REV;
  cpu_state.sprs[SPR_VR] = config.cpu.rev & SPR_VR_REV;
  cpu_state.sprs[SPR_VR] |= config.cpu.ver << 16;
  cpu_state.sprs[SPR_VR] |= config.cpu.ver << 16;
  cpu_state.sprs[SPR_SR] = config.cpu.sr;
  cpu_state.sprs[SPR_SR] = config.cpu.sr;
 
 
  pcnext = 0x0; /* MM1409: All programs should start at reset vector entry!  */
  pcnext = 0x0; /* MM1409: All programs should start at reset vector entry!  */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.