OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [doc/] [or1ksim.info] - Diff between revs 1756 and 1760

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1756 Rev 1760
Line 7... Line 7...
                                        Simulator
                                        Simulator
END-INFO-DIR-ENTRY
END-INFO-DIR-ENTRY
 
 
This file documents the OpenRISC Architectural Simulator, Or1ksim.
This file documents the OpenRISC Architectural Simulator, Or1ksim.
 
 
Copyright (C) 2008 Embecosm Limited.
Copyright (C) 2008, 2009 Embecosm Limited.
 
 
     Permission is granted to copy, distribute and/or modify this
     Permission is granted to copy, distribute and/or modify this
     document under the terms of the GNU Free Documentation License,
     document under the terms of the GNU Free Documentation License,
     Version 1.2 or any later version published by the Free Software
     Version 1.2 or any later version published by the Free Software
     Foundation; with no Invariant Sections, with no Front-Cover Texts,
     Foundation; with no Invariant Sections, with no Front-Cover Texts,
Line 62... Line 62...
===============
===============
 
 
Unpack the software and create a _separate_ directory in which to build
Unpack the software and create a _separate_ directory in which to build
it:
it:
 
 
     tar jxf or1ksim-0.3.0rc3.tar.bz2
     tar jxf or1ksim-0.3.0.tar.bz2
     mkdir builddir_or1ksim
     mkdir builddir_or1ksim
     cd builddir_or1ksim
     cd builddir_or1ksim
 
 


File: or1ksim.info,  Node: Configuring the Build,  Next: Build and Install,  Prev: Preparation,  Up: Installation
File: or1ksim.info,  Node: Configuring the Build,  Next: Build and Install,  Prev: Preparation,  Up: Installation
Line 79... Line 79...
 
 
The most significant argument is `--target', which should specify the
The most significant argument is `--target', which should specify the
OpenRISC 1000 32-bit architecture. If this argument is omitted, it will
OpenRISC 1000 32-bit architecture. If this argument is omitted, it will
default to OpenRISC 1000 32-bit with a warning
default to OpenRISC 1000 32-bit with a warning
 
 
     ../or1ksim-0.3.0rc3/configure --target=or32-uclinux ...
     ../or1ksim-0.3.0/configure --target=or32-uclinux ...
 
 
There are several other options available, many of which are standard
There are several other options available, many of which are standard
to GNU `configure' scripts. Use `configure --help' to see all the
to GNU `configure' scripts. Use `configure --help' to see all the
options. The most useful is `--prefix' to specify a directory for
options. The most useful is `--prefix' to specify a directory for
installation of the tools.
installation of the tools.
Line 223... Line 223...
File: or1ksim.info,  Node: Known Issues,  Prev: Build and Install,  Up: Installation
File: or1ksim.info,  Node: Known Issues,  Prev: Build and Install,  Up: Installation
 
 
1.4 Known Problems and Issues
1.4 Known Problems and Issues
=============================
=============================
 
 
The following problems and issues are known about with Or1ksim
The following problems and issues are known about with Or1ksim 0.3.0.
0.3.0rc3. The OpenRISC tracker may be used to see the current state of
The OpenRISC tracker may be used to see the current state of these
these issues and to raise new problems and feature requests. It may be
issues and to raise new problems and feature requests. It may be found
found at `http://www.opencores.org/ptracker.cgi/view/or1k/398'.
at `http://www.opencores.org/ptracker.cgi/view/or1k/398'.
 
 
   * The Supervision Register Little Endian Enable (LEE) bit is
   * The Supervision Register Little Endian Enable (LEE) bit is
     ignored. Or1ksim can be built for either little endian or big
     ignored. Or1ksim can be built for either little endian or big
     endian use, but that behavior cannot be changed dynamically.
     endian use, but that behavior cannot be changed dynamically.
 
 
Line 4028... Line 4028...
                                                              (line  50)
                                                              (line  50)
 
 
 
 


Tag Table:
Tag Table:
Node: Top808
Node: Top814
Node: Installation1218
Node: Installation1224
Node: Preparation1465
Node: Preparation1471
Node: Configuring the Build1758
Node: Configuring the Build1761
Node: Build and Install6872
Node: Build and Install6872
Node: Known Issues7561
Node: Known Issues7561
Node: Usage9694
Node: Usage9691
Node: Standalone Simulator9908
Node: Standalone Simulator9905
Node: Profiling Utility12797
Node: Profiling Utility12794
Node: Memory Profiling Utility13705
Node: Memory Profiling Utility13702
Node: Simulator Library15064
Node: Simulator Library15061
Node: Configuration20526
Node: Configuration20523
Node: Configuration File Format21132
Node: Configuration File Format21129
Node: Configuration File Preprocessing21424
Node: Configuration File Preprocessing21421
Node: Configuration File Syntax21794
Node: Configuration File Syntax21791
Node: Simulator Configuration24572
Node: Simulator Configuration24569
Node: Simulator Behavior24863
Node: Simulator Behavior24860
Node: Verification API Configuration28879
Node: Verification API Configuration28876
Node: CUC Configuration30808
Node: CUC Configuration30805
Node: Core OpenRISC Configuration32713
Node: Core OpenRISC Configuration32710
Node: CPU Configuration33215
Node: CPU Configuration33212
Node: Memory Configuration37005
Node: Memory Configuration37002
Node: Memory Management Configuration42281
Node: Memory Management Configuration42278
Node: Cache Configuration44642
Node: Cache Configuration44639
Node: Interrupt Configuration47008
Node: Interrupt Configuration47005
Node: Power Management Configuration47740
Node: Power Management Configuration47737
Node: Branch Prediction Configuration49012
Node: Branch Prediction Configuration49009
Node: Debug Interface Configuration50365
Node: Debug Interface Configuration50362
Node: Peripheral Configuration54565
Node: Peripheral Configuration54562
Node: Memory Controller Configuration55190
Node: Memory Controller Configuration55187
Node: UART Configuration57787
Node: UART Configuration57784
Node: DMA Configuration61293
Node: DMA Configuration61290
Node: Ethernet Configuration63148
Node: Ethernet Configuration63145
Node: GPIO Configuration67104
Node: GPIO Configuration67101
Node: Display Interface Configuration68727
Node: Display Interface Configuration68724
Node: Frame Buffer Configuration71027
Node: Frame Buffer Configuration71024
Node: Keyboard Configuration72877
Node: Keyboard Configuration72874
Node: Disc Interface Configuration75103
Node: Disc Interface Configuration75100
Node: Generic Peripheral Configuration80018
Node: Generic Peripheral Configuration80015
Node: Interactive Command Line82302
Node: Interactive Command Line82299
Node: Verification API89250
Node: Verification API89247
Node: Code Internals93668
Node: Code Internals93665
Node: Coding Conventions94225
Node: Coding Conventions94222
Node: Global Data Structures98640
Node: Global Data Structures98637
Node: Concepts101292
Node: Concepts101289
Ref: Output Redirection101437
Ref: Output Redirection101434
Node: Internal Debugging101974
Node: Internal Debugging101971
Node: GNU Free Documentation License102470
Node: GNU Free Documentation License102467
Node: Index124877
Node: Index124874


End Tag Table
End Tag Table

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.