| Line 1... |
Line 1... |
/* dumpverilog.c -- Dumps memory region as Verilog representation
|
/* dumpverilog.c -- Dumps memory region as Verilog representation
|
or as hex code
|
or as hex code
|
|
|
Copyright (C) 2000 Damjan Lampret, lampret@opencores.org
|
Copyright (C) 2000 Damjan Lampret, lampret@opencores.org
|
|
Copyright (C) 2008 Embecosm Limited
|
|
|
|
Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
|
|
|
|
This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms of the GNU General Public License as published by the Free
|
|
Software Foundation; either version 3 of the License, or (at your option)
|
|
any later version.
|
|
|
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
You should have received a copy of the GNU General Public License along
|
|
with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
This program is free software; you can redistribute it and/or modify
|
/* This program is commented throughout in a fashion suitable for processing
|
it under the terms of the GNU General Public License as published by
|
with Doxygen. */
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
|
|
|
/* Verilog dump can be used for stimulating OpenRISC Verilog RTL models. */
|
/* Verilog dump can be used for stimulating OpenRISC Verilog RTL models. */
|
|
|
#include <stdio.h>
|
|
#include <ctype.h>
|
|
#include <string.h>
|
|
|
|
|
/* Autoconf and/or portability configuration */
|
#include "config.h"
|
#include "config.h"
|
|
|
#ifdef HAVE_INTTYPES_H
|
/* Package includes */
|
#include <inttypes.h>
|
|
#endif
|
|
|
|
#include "port.h"
|
|
#include "arch.h"
|
|
#include "sim-config.h"
|
#include "sim-config.h"
|
#include "parse.h"
|
#include "arch.h"
|
#include "abstract.h"
|
#include "abstract.h"
|
#include "opcode/or32.h"
|
|
#include "spr_defs.h"
|
|
#include "labels.h"
|
#include "labels.h"
|
#include "execute.h"
|
#include "opcode/or32.h"
|
#include "sprs.h"
|
|
#include "stats.h"
|
|
#include "except.h"
|
|
#include "dumpverilog.h"
|
|
|
|
extern char *or1ksim_ver;
|
|
extern char *disassembled;
|
|
|
|
void dumpverilog(char *verilog_modname, oraddr_t from, oraddr_t to)
|
#define DW 32 /* Data width of mem model generated by */
|
|
/* dumpverilog in bits */
|
|
#define DWQ (DW/8) /* Same as DW but units are bytes */
|
|
#define DISWIDTH 25 /* Width of disassembled message in bytes */
|
|
|
|
#define OR1K_MEM_VERILOG_HEADER(MODNAME, FROMADDR, TOADDR, DISWIDTH) "\n"\
|
|
"include \"general.h\"\n\n"\
|
|
"`timescale 1ns/100ps\n\n"\
|
|
"// Simple dw-wide Sync SRAM with initial content generated by or1ksim.\n"\
|
|
"// All control, data in and addr signals are sampled at rising clock edge \n"\
|
|
"// Data out is not registered. Address bits specify dw-word (narrowest \n"\
|
|
"// addressed data is not byte but dw-word !). \n"\
|
|
"// There are still some bugs in generated output (dump word aligned regions)\n\n"\
|
|
"module %s(clk, data, addr, ce, we, disout);\n\n"\
|
|
"parameter dw = 32;\n"\
|
|
"parameter amin = %d;\n\n"\
|
|
"parameter amax = %d;\n\n"\
|
|
"input clk;\n"\
|
|
"inout [dw-1:0] data;\n"\
|
|
"input [31:0] addr;\n"\
|
|
"input ce;\n"\
|
|
"input we;\n"\
|
|
"output [%d:0] disout;\n\n"\
|
|
"reg [%d:0] disout;\n"\
|
|
"reg [dw-1:0] mem [amax:amin];\n"\
|
|
"reg [%d:0] dis [amax:amin];\n"\
|
|
"reg [dw-1:0] dataout;\n"\
|
|
"tri [dw-1:0] data = (ce && ~we) ? dataout : 'bz;\n\n"\
|
|
"initial begin\n", MODNAME, FROMADDR, TOADDR, DISWIDTH-1, DISWIDTH-1, DISWIDTH-1
|
|
|
|
#define OR1K_MEM_VERILOG_FOOTER "\n\
|
|
end\n\n\
|
|
always @(posedge clk) begin\n\
|
|
if (ce && ~we) begin\n\
|
|
dataout <= #1 mem[addr];\n\
|
|
disout <= #1 dis[addr];\n\
|
|
$display(\"or1k_mem: reading mem[%%0d]:%%h dis: %%0s\", addr, dataout, dis[addr]);\n\
|
|
end else\n\
|
|
if (ce && we) begin\n\
|
|
mem[addr] <= #1 data;\n\
|
|
dis[addr] <= #1 \"(data)\";\n\
|
|
$display(\"or1k_mem: writing mem[%%0d]:%%h dis: %%0s\", addr, mem[addr], dis[addr]);\n\
|
|
end\n\
|
|
end\n\n\
|
|
endmodule\n"
|
|
|
|
#define LABELEND_CHAR ":"
|
|
|
|
void
|
|
dumpverilog (char *verilog_modname, oraddr_t from, oraddr_t to)
|
{
|
{
|
unsigned int i, done = 0;
|
unsigned int i, done = 0;
|
struct label_entry *tmp;
|
struct label_entry *tmp;
|
char dis[DISWIDTH + 100];
|
char dis[DISWIDTH + 100];
|
uint32_t insn;
|
uint32_t insn;
|
int index;
|
int index;
|
PRINTF("// This file was generated by or1ksim version %s\n", or1ksim_ver);
|
PRINTF ("// This file was generated by or1ksim version %s\n",
|
PRINTF(OR1K_MEM_VERILOG_HEADER(verilog_modname, from/DWQ, to/DWQ, (DISWIDTH*8)));
|
PACKAGE_VERSION);
|
|
PRINTF (OR1K_MEM_VERILOG_HEADER
|
|
(verilog_modname, from / DWQ, to / DWQ, (DISWIDTH * 8)));
|
|
|
for(i = from; i < to; i++) {
|
for (i = from; i < to; i++)
|
if(!(i & 3)) {
|
{
|
|
if (!(i & 3))
|
|
{
|
insn = eval_direct32(i, 0, 0);
|
insn = eval_direct32(i, 0, 0);
|
index = insn_decode(insn);
|
index = insn_decode(insn);
|
if (index >= 0) {
|
if (index >= 0)
|
|
{
|
if (verify_memoryarea(i) && (tmp = get_label(i)))
|
if (verify_memoryarea(i) && (tmp = get_label(i)))
|
if (tmp)
|
if (tmp)
|
PRINTF("\n//\t%s%s", tmp->name, LABELEND_CHAR);
|
PRINTF("\n//\t%s%s", tmp->name, LABELEND_CHAR);
|
|
|
PRINTF("\n\tmem['h%x] = %d'h%.8"PRIx32";", i/DWQ, DW,
|
PRINTF("\n\tmem['h%x] = %d'h%.8"PRIx32";", i/DWQ, DW,
|
| Line 111... |
Line 156... |
(char)eval_direct32(i, 0, 0));
|
(char)eval_direct32(i, 0, 0));
|
}
|
}
|
PRINTF(OR1K_MEM_VERILOG_FOOTER);
|
PRINTF(OR1K_MEM_VERILOG_FOOTER);
|
}
|
}
|
|
|
void dumphex(oraddr_t from, oraddr_t to)
|
void
|
|
dumphex (oraddr_t from, oraddr_t to)
|
{
|
{
|
oraddr_t i;
|
oraddr_t i;
|
uint32_t insn;
|
uint32_t insn;
|
int index;
|
int index;
|
|
|
for(i = from; i < to; i++) {
|
for (i = from; i < to; i++)
|
if(!(i & 3)) {
|
{
|
|
if (!(i & 3))
|
|
{
|
insn = eval_direct32(i, 0, 0);
|
insn = eval_direct32(i, 0, 0);
|
index = insn_decode(insn);
|
index = insn_decode(insn);
|
if(index >= 0) {
|
if (index >= 0)
|
|
{
|
PRINTF("%.8"PRIx32"\n", eval_direct32(i, 0, 0));
|
PRINTF("%.8"PRIx32"\n", eval_direct32(i, 0, 0));
|
i += insn_len(index) - 1;
|
i += insn_len(index) - 1;
|
continue;
|
continue;
|
}
|
}
|
}
|
}
|
