URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [trunk/] [or1ksim/] [testbench/] [except_test.c] - Diff between revs 520 and 525
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 520 |
Rev 525 |
| Line 657... |
Line 657... |
|
|
/* Check if there was bus error exception */
|
/* Check if there was bus error exception */
|
ret = call (ea, 0);
|
ret = call (ea, 0);
|
ASSERT(except_count == 1);
|
ASSERT(except_count == 1);
|
ASSERT(except_mask == (1 << V_BERR));
|
ASSERT(except_mask == (1 << V_BERR));
|
printf("except_pc = %.8lx except_ea = %.8lx\n", except_pc, except_ea);
|
|
ASSERT(except_pc == ea);
|
ASSERT(except_pc == ea);
|
ASSERT(except_ea == ea + PAGE_SIZE);
|
ASSERT(except_ea == ea);
|
|
|
/* Disable IMMU */
|
/* Disable IMMU */
|
immu_disable ();
|
immu_disable ();
|
|
|
/* Reset except counter */
|
/* Reset except counter */
|
| Line 701... |
Line 700... |
/* Check if there was bus error exception */
|
/* Check if there was bus error exception */
|
ret = call ((unsigned long)&load_acc_32, ea );
|
ret = call ((unsigned long)&load_acc_32, ea );
|
ASSERT(except_count == 1);
|
ASSERT(except_count == 1);
|
ASSERT(except_mask == (1 << V_BERR));
|
ASSERT(except_mask == (1 << V_BERR));
|
ASSERT(except_pc == (unsigned long)load_acc_32 + 8);
|
ASSERT(except_pc == (unsigned long)load_acc_32 + 8);
|
ASSERT(except_ea == ea + PAGE_SIZE);
|
ASSERT(except_ea == ea);
|
ASSERT(ret == 0x12345678);
|
ASSERT(ret == 0x12345678);
|
|
|
/* Disable DMMU */
|
/* Disable DMMU */
|
dmmu_disable ();
|
dmmu_disable ();
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.