URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [trunk/] [orpmon/] [mc.h] - Diff between revs 810 and 1312
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 810 |
Rev 1312 |
Line 58... |
Line 58... |
#define MC_CSC_MEMTYPE_ASYNC 2
|
#define MC_CSC_MEMTYPE_ASYNC 2
|
#define MC_CSC_MEMTYPE_SYNC 3
|
#define MC_CSC_MEMTYPE_SYNC 3
|
|
|
#define MC_CSR_VALID 0xFF000703LU
|
#define MC_CSR_VALID 0xFF000703LU
|
#define MC_POC_VALID 0x0000000FLU
|
#define MC_POC_VALID 0x0000000FLU
|
|
#ifndef MC_BA_MASK_VALID
|
#define MC_BA_MASK_VALID 0x000000FFLU
|
#define MC_BA_MASK_VALID 0x000000FFLU
|
|
#endif
|
#define MC_CSC_VALID 0x00FF0FFFLU
|
#define MC_CSC_VALID 0x00FF0FFFLU
|
#define MC_TMS_SDRAM_VALID 0x0FFF83FFLU
|
#define MC_TMS_SDRAM_VALID 0x0FFF83FFLU
|
#define MC_TMS_SSRAM_VALID 0x00000000LU
|
#define MC_TMS_SSRAM_VALID 0x00000000LU
|
#define MC_TMS_ASYNC_VALID 0x03FFFFFFLU
|
#define MC_TMS_ASYNC_VALID 0x03FFFFFFLU
|
#define MC_TMS_SYNC_VALID 0x01FFFFFFLU
|
#define MC_TMS_SYNC_VALID 0x01FFFFFFLU
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.