OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [or32/] [kernel/] [head.S] - Diff between revs 761 and 762

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 761	Rev 762
Line 401...	Line 401...
`l.addi r4,r3,MC_TMS(1)`	`l.addi r4,r3,MC_TMS(1)`
`l.movhi r5,hi(SDRAM_TMS_VAL)`	`l.movhi r5,hi(SDRAM_TMS_VAL)`
`l.ori r5,r5,lo(SDRAM_TMS_VAL)`	`l.ori r5,r5,lo(SDRAM_TMS_VAL)`
`l.sw 0(r4),r5`	`l.sw 0(r4),r5`

`l.addi r4,r3,MC_TMS(1)`
`l.movhi r5,hi(SDRAM_TMS_VAL)`
`l.ori r5,r5,lo(SDRAM_TMS_VAL)`
`l.sw 0(r4),r5`

`l.addi r4,r3,MC_CSC(1)`	`l.addi r4,r3,MC_CSC(1)`
`l.movhi r5,hi(SDRAM_BASE_ADD)`	`l.movhi r5,hi(SDRAM_BASE_ADD)`
`l.srai r5,r5,5`	`l.srai r5,r5,5`
`l.ori r5,r5,0x0411`	`l.ori r5,r5,0x0411`
`l.sw 0(r4),r5`	`l.sw 0(r4),r5`

`#ifdef FBMEM_BASE_ADD`	`#ifdef FBMEM_BASE_ADD`
`l.addi r4,r3,MC_CSC(2)`	`l.addi r4,r3,MC_CSC(2)`
`l.movhi r5,hi(FBMEM_BASE_ADD)`	`l.movhi r5,hi(FBMEM_BASE_ADD)`
`l.srai r5,r5,5`	`l.srai r5,r5,5`
`l.ori r5,r5,0x0005`	`l.ori r5,r5,0x0005`

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.