OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-or32/] [board.h] - Diff between revs 687 and 743

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 687 Rev 743
Line 9... Line 9...
/* Devices base address */
/* Devices base address */
#define UART_BASE_ADD   0x9c000000
#define UART_BASE_ADD   0x9c000000
#define MC_BASE_ADD     0xa0000000
#define MC_BASE_ADD     0xa0000000
#define CRT_BASE_ADD    0xb0000000
#define CRT_BASE_ADD    0xb0000000
#define KBD_BASE_ADD    0xb1000000
#define KBD_BASE_ADD    0xb1000000
 
#define ETH_BASE_ADD    0xb2000000
 
 
/* Define this if you want to use I and/or D cache */
/* Define this if you want to use I and/or D cache */
#define ICACHE          0
#define ICACHE          0
#define DCACHE          0
#define DCACHE          0
 
 
Line 36... Line 37...
 
 
 
 
/* Define this if you are using MC */
/* Define this if you are using MC */
#define MC_INIT         0
#define MC_INIT         0
 
 
 
/* Define ethernet MAC address */
 
#define MACADDR0        0x00
 
#define MACADDR1        0x01
 
#define MACADDR2        0x02
 
#define MACADDR3        0x03
 
#define MACADDR4        0x04
 
#define MACADDR5        0x05
 
 
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.