OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [xess/] [xsv_fpga/] [README] - Diff between revs 755 and 759

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 755 Rev 759
Line 12... Line 12...
board.
board.
OR1200 is a 32-bit RISC with harvard architecture. For XSV800 board it is
OR1200 is a 32-bit RISC with harvard architecture. For XSV800 board it is
configured with 4/4KB data/instruction caches, no D/I MMU (lack of
configured with 4/4KB data/instruction caches, no D/I MMU (lack of
BlockRAMs), and with programmable interrupt controller (PIC), MAC unit,
BlockRAMs), and with programmable interrupt controller (PIC), MAC unit,
tick timer unit and debug unit.
tick timer unit and debug unit.
 
Right now the whole system runs only at 10MHz. This is because we are
 
right now focusing on getting functionality working and not optimizing.
 
Running heavily constrained P&R takes much longer.
 
 
Software for this test application consists of:
Software for this test application consists of:
- ORP (OpenRISC Reference Platform) monitor
- ORP (OpenRISC Reference Platform) monitor
- Linux (uClinux 2.0.36)
- Linux (uClinux 2.0.36)
- OpenRISC GNU Toolchain (ANSI C compiler GCC, debugger etc)
- OpenRISC GNU Toolchain (ANSI C compiler GCC, debugger etc)
Line 23... Line 26...
Directory Structure
Directory Structure
+++++++++++++++++++
+++++++++++++++++++
 
 
bench: test bench (for simulation verification)
bench: test bench (for simulation verification)
doc: Some of the documentation (more on the OpenCores web)
doc: Some of the documentation (more on the OpenCores web)
rtl: Verilog sources of the XSV FPGA
rtl: Verilog sources of the XSV FPGA SoC
sim: For running simulation
sim: For running simulation
sw: Software example (OR1K GNU toolchain is available from OpenCores web)
sw: Software example (OR1K GNU toolchain is available from OpenCores web)
syn: Synthesis scripts/constraints for FPGA and ASIC
syn: Synthesis scripts/constraints for FPGA and ASIC
p&r: Download files for XSV800
exo: Download files for XSV800
 
 
Simulation
Simulation
++++++++++
++++++++++
 
 
N/A yet.
N/A yet.
Line 93... Line 96...
will use !).
will use !).
 
 
--
--
Damjan Lampret, Mar/2002
Damjan Lampret, Mar/2002
$Log: not supported by cvs2svn $
$Log: not supported by cvs2svn $
 
Revision 1.1.1.1  2002/03/21 20:47:47  lampret
 
First import of the "new" XESS XSV environment.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.