OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [mp3/] [bench/] [verilog/] [or1200_monitor.v] - Diff between revs 597 and 618

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 597 Rev 618
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.7  2002/01/19 14:10:39  lampret
 
// Fixed OR1200_XILINX_RAM32X1D.
 
//
// Revision 1.6  2002/01/18 07:57:56  lampret
// Revision 1.6  2002/01/18 07:57:56  lampret
// Added support for reading XILINX_RAM32X1D register file.
// Added support for reading XILINX_RAM32X1D register file.
//
//
// Revision 1.5  2002/01/14 06:19:35  lampret
// Revision 1.5  2002/01/14 06:19:35  lampret
// Added debug model for testing du. Updated or1200_monitor.
// Added debug model for testing du. Updated or1200_monitor.
Line 203... Line 206...
// - access to SPRs
// - access to SPRs
//
//
always @(posedge `OR1200_TOP.or1200_cpu.or1200_ctrl.clk)
always @(posedge `OR1200_TOP.or1200_cpu.or1200_ctrl.clk)
        if (!`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_freeze) begin
        if (!`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_freeze) begin
                #2;
                #2;
                if (((`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_insn[31:26] != `OR1200_OR32_NOP) || !`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_insn[0])
                if (((`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_insn[31:26] != `OR1200_OR32_NOP) || !`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_insn[16])
                        && !(`OR1200_TOP.or1200_cpu.or1200_except.except_flushpipe && `OR1200_TOP.or1200_cpu.or1200_except.ex_dslot))
                        && !(`OR1200_TOP.or1200_cpu.or1200_except.except_flushpipe && `OR1200_TOP.or1200_cpu.or1200_except.ex_dslot))
                        display_arch_state;
                        display_arch_state;
                if (`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_insn == 32'h1500_0001) begin // small hack to stop simulation (l.nop 1)
                if (`OR1200_TOP.or1200_cpu.or1200_ctrl.wb_insn == 32'h1500_0001) begin // small hack to stop simulation (l.nop 1)
                        get_gpr(3, r3);
                        get_gpr(3, r3);
                        $fdisplay(fnop, "%t: l.nop exit (%h)", $time, r3);
                        $fdisplay(fnop, "%t: l.nop exit (%h)", $time, r3);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.