OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1ksim/] [Makefile.am] - Diff between revs 28 and 30

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 28 Rev 30
Line 2... Line 2...
#
#
#
#
#
#
#
#
 
 
SUBDIRS = cpu bpb support cache mmu
SUBDIRS = cpu bpb support cache mmu peripheral
 
 
noinst_PROGRAMS = sim
noinst_PROGRAMS = sim
 
 
sim_SOURCES     = toplevel.c sim-config.c
sim_SOURCES     = toplevel.c sim-config.c
sim_LDADD       = cpu/common/libcommon.a cpu/or1k/libor1k.a \
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
        cpu/$(CPU_ARCH)/libarch.a support/libsupport.a mmu/libmmu.a \
        cpu/or1k/libor1k.a support/libsupport.a mmu/libmmu.a \
        bpb/libbpb.a cache/libcache.a
        bpb/libbpb.a cache/libcache.a peripheral/libperipheral.a
sim_LDFLAGS     = -lreadline
sim_LDFLAGS     = -lreadline

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.