OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1ksim/] [sim.cfg] - Diff between revs 1715 and 1748

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1715 Rev 1748
Line 69... Line 69... 
      random seed for randomizer, used if type = 'random'.
 
      random seed for randomizer, used if type = 'random'.
 
 
 
 
 
   pattern = 
   pattern = 
      pattern to fill memory, used if type = 'pattern'.
 
      pattern to fill memory, used if type = 'pattern'.
 
 
 
 
 
   nmemories = 
 
 
      number of memory instances connected
 
 
 
 
 
 
 
   baseaddr = 
   baseaddr = 
      memory start address
 
      memory start address
 
 
 
 
 
   size = 
   size = 
      memory size
 
      memory size
Line 91... Line 88... 
 
 
 
 
   delayr = 
   delayr = 
      cycles, required for read access, -1 if instance does not support reading
 
      cycles, required for read access, -1 if instance does not support reading
 
 
 
 
 
   delayw = 
   delayw = 
      cycles, required for write access, -1 if instance does not support writing
 
      cycles, required for write access, -1 if instance does not support
 
 
 
      writing
 
 
 
 
 
   log = ""
 
   log = ""
 
      filename, where to log memory accesses to, no log, if log command is not specified
 
      filename, where to log memory accesses to. If log command is not
 
 
 
      specified, accesses are not logged.
 
*/
 
*/
 
 
 
 
 
 
 
 
 
section memory
 
section memory
 
  /*random_seed = 12345
 
 
 
  type = random*/
 
 
 
  pattern = 0x00
 
 
 
  type = unknown /* Fastest */
 
 
 
 
 
 
 
  name = "FLASH"
 
 
 
  ce = 0
 
 
 
  mc = 0
 
 
 
  baseaddr = 0xf0000000
 
 
 
  size = 0x00800000
 
 
 
  delayr = 10
 
 
 
  delayw = -1
 
 
 
end
 
 
 
 
 
 
 
section memory
 
 
 
  /*random_seed = 12345
 
 
 
  type = random*/
 
 
 
  pattern = 0x00
 
 
 
  type = unknown /* Fastest */
 
 
 
 
 
 
 
  name = "RAM"
 
  name = "RAM"
 
  ce = 1
 
  random_seed = 12345
 
 
 
  type        = random
 
 
 
  ce          = 0
 
  mc = 0
 
  mc = 0
 
  baseaddr = 0x00000000
 
  baseaddr = 0x00000000
 
  size = 0x00400000
 
  size = 0x00400000
 
  delayr = 1
 
  delayr = 1
 
  delayw = 2
 
  delayw = 2
 
end
 
end
 
 
 
 
 
section memory
 
 
 
  /*random_seed = 12345
 
 
 
  type = random*/
 
 
 
  pattern = 0x00
 
 
 
  type = unknown /* Fastest */
 
 
 
 
 
 
 
  name = "SRAM"
 
 
 
  mc = 0
 
 
 
  ce = 2
 
 
 
  baseaddr = 0x08000000
 
 
 
  size = 0x00400000
 
 
 
  delayr = 1
 
 
 
  delayw = 2
 
 
 
end
 
 
 
 
 
 
 
 
 
 
 
/* IMMU SECTION
 
/* IMMU SECTION
 
 
 
 
 
    This section configures the Instruction Memory Manangement Unit
 
    This section configures the Instruction Memory Manangement Unit
 
 
 
 
 
    enabled = 0/1
 
    enabled = 0/1
Line 292... Line 257... 
 
 
 
 
   load_missdelay = 
   load_missdelay = 
      number of cycles dc load miss costs
 
      number of cycles dc load miss costs
 
 
 
 
 
   store_hitdelay = 
   store_hitdelay = 
      number of cycles dc load hit costs
 
      number of cycles dc store hit costs
 
 
 
 
 
   store_missdelay = 
   store_missdelay = 
      number of cycles dc load miss costs
 
      number of cycles dc store miss costs
 
*/
 
*/
 
 
 
 
 
section dc
 
section dc
 
  enabled = 1
 
  enabled = 1
 
  nsets = 256
 
  nsets = 256
Line 346... Line 311... 
 
 
 
 
  profile = 0/1
 
  profile = 0/1
 
      '0': don't generate profiling file 'sim.profile'
 
      '0': don't generate profiling file 'sim.profile'
 
      '1': don't generate profiling file 'sim.profile'
 
      '1': don't generate profiling file 'sim.profile'
 
 
 
 
 
  prof_fn = ""
 
  prof_file = ""
 
      optional filename for the profiling file.
 
      optional filename for the profiling file.
 
      valid only if 'profile' is set
 
      valid only if 'profile' is set
 
 
 
 
 
  mprofile = 0/1
 
  mprofile = 0/1
 
      '0': don't generate memory profiling file 'sim.mprofile'
 
      '0': don't generate memory profiling file 'sim.mprofile'
 
      '1': generate memory profiling file 'sim.mprofile'
 
      '1': generate memory profiling file 'sim.mprofile'
 
 
 
 
 
  mprof_fn = ""
 
  mprof_file = ""
 
      optional filename for the memory profiling file.
 
      optional filename for the memory profiling file.
 
      valid only if 'mprofile' is set
 
      valid only if 'mprofile' is set
 
 
 
 
 
  history = 0/1
 
  history = 0/1
 
      '0': don't track execution flow
 
      '0': don't track execution flow
Line 372... Line 337... 
 
 
 
 
  exe_log = 0/1
 
  exe_log = 0/1
 
      '0': don't generate execution log.
 
      '0': don't generate execution log.
 
      '1': generate execution log.
 
      '1': generate execution log.
 
 
 
 
 
  exe_log = default/hardware/simple/software
 
  exe_log_type = default/hardware/simple/software
 
      type of execution log, default is used when not specified
 
      type of execution log, default is used when not specified
 
 
 
 
 
  exe_log_start = 
  exe_log_start = 
      index of first instruction to start logging, default = 0
 
      index of first instruction to start logging, default = 0
 
 
 
 
Line 385... Line 350... 
 
 
 
 
  exe_log_marker = 
  exe_log_marker = 
       specifies number of instructions before horizontal marker is
 
       specifies number of instructions before horizontal marker is
 
      printed; if zero, markers are disabled (default)
 
      printed; if zero, markers are disabled (default)
 
 
 
 
 
  exe_log_fn = ""
 
  exe_log_file = ""
 
      filename for the exection log file.
 
      filename for the exection log file.
 
      valid only if 'exe_log' is set
 
      valid only if 'exe_log' is set
 
 
 
 
 
  clkcycle = [ps|ns|us|ms]
 
  clkcycle = [ps|ns|us|ms]
 
      specifies time measurement for one cycle
 
      specifies time measurement for one cycle
Line 397... Line 362... 
 
 
 
 
section sim
 
section sim
 
  /* verbose = 1 */
 
  /* verbose = 1 */
 
  debug = 0
 
  debug = 0
 
  profile = 0
 
  profile = 0
 
  prof_fn = "sim.profile"
 
  prof_file = "sim.profile"
 
 
 
 
 
  history = 1
 
  history = 0
 
  /* iprompt = 0 */
 
  /* iprompt = 0 */
 
  exe_log = 0
 
  exe_log = 0
 
  exe_log_type = software
 
  exe_log_type = software
 
  exe_log_start = 0
 
  exe_log_start = 0
 
/*  exe_log_end = 20000000*/
 
/*  exe_log_end = 20000000*/
 
  exe_log_marker = 10000
 
  exe_log_marker = 10000
 
  exe_log_fn = "executed.log"
 
  exe_log_file = "executed.log"
 
 
 
 
 
  clkcycle = 100ns
 
  clkcycle = 100ns
 
end
 
end
 
 
 
 
 
 
 
 
Line 429... Line 394... 
    log_enabled = 0/1
 
    log_enabled = 0/1
 
       '0': disable VAPI requests logging
 
       '0': disable VAPI requests logging
 
       '1': enable VAPI requests logging
 
       '1': enable VAPI requests logging
 
 
 
 
 
    hide_device_id = 0/1
 
    hide_device_id = 0/1
 
       '0': don't log device id (for compatability with old version)
 
       '1': don't log device id (for compatability with old version)
 
       '1': log device id
 
       '0': log device id
 
 
 
 
 
 
 
 
 
    vapi_fn = 
    vapi_log_file = 
       filename for the log file.
 
       filename for the log file.
 
       valid only if log_enabled is set
 
       valid only if log_enabled is set
 
*/
 
*/
 
 
 
 
 
section VAPI
 
section VAPI
 
  enabled = 0
 
  enabled = 0
 
  server_port = 9998
 
  server_port = 50000
 
  log_enabled = 0
 
  log_enabled = 0
 
  vapi_log_fn = "vapi.log"
 
  vapi_log_file = "vapi.log"
 
end
 
end
 
 
 
 
 
 
 
 
 
/* CPU SECTION
 
/* CPU SECTION
 
 
 
 
 
   This section specifies various CPU parameters.
 
   This section specifies various CPU parameters.
 
 
 
 
 
   ver = 
   ver = 
 
 
   cfg = 
   rev = 
   rev = 
      specifies version and revision of the CPU used
 
      specifies version, configuration and revision fields of the CPU version
 
 
 
      register.
 
 
 
 
 
   upr = 
   upr = 
      changes the upr register
 
      changes the upr register
 
 
 
 
 
 
 
   cfgr = 
 
 
      changes the CPU configuration register
 
 
 
 
 
   sr = 
   sr = 
      sets the initial Supervision Register value
 
      sets the initial Supervision Register value
 
 
 
 
 
   superscalar = 0/1
 
   superscalar = 0/1
 
      '0': CPU is scalar
 
      '0': CPU is scalar
Line 482... Line 452... 
   sbuf_len = 
   sbuf_len = 
      length of store buffer (<= 256), 0 = disabled
 
      length of store buffer (<= 256), 0 = disabled
 
*/
 
*/
 
 
 
 
 
section cpu
 
section cpu
 
  ver = 0x1200
 
  ver = 0x12
 
 
 
  cfg = 0x00
 
  rev = 0x0001
 
  rev = 0x0001
 
  /* upr = */
 
 
 
  superscalar = 0
 
  superscalar = 0
 
  hazards = 0
 
  hazards = 0
 
  dependstats = 0
 
  dependstats = 0
 
  sbuf_len = 0
 
  sbuf_len = 0
 
end
 
end
Line 502... Line 472... 
      '0': disable power management
 
      '0': disable power management
 
      '1': enable power management
 
      '1': enable power management
 
*/
 
*/
 
 
 
 
 
section pm
 
section pm
 
  enabled = 0
 
  enabled = 1
 
end
 
end
 
 
 
 
 
 
 
 
 
/* BPB SECTION
 
/* BPB SECTION
 
 
 
 
Line 536... Line 506... 
   missdelay = 
   missdelay = 
       number of cycles bpb miss costs
 
       number of cycles bpb miss costs
 
*/
 
*/
 
 
 
 
 
section bpb
 
section bpb
 
  enabled = 0
 
  enabled = 1
 
  btic = 0
 
  btic = 0
 
  sbp_bf_fwd = 0
 
  sbp_bf_fwd = 0
 
  sbp_bnf_fwd = 0
 
  sbp_bnf_fwd = 0
 
  hitdelay = 0
 
  hitdelay = 0
 
  missdelay = 0
 
  missdelay = 0
Line 568... Line 538... 
*/
 
*/
 
 
 
 
 
section debug
 
section debug
 
  enabled = 0
 
  enabled = 0
 
  gdb_enabled = 0
 
  gdb_enabled = 0
 
  server_port = 9999
 
  server_port = 51000
 
end
 
end
 
 
 
 
 
 
 
 
 
/* MC SECTION
 
/* MC SECTION
 
 
 
 
Line 593... Line 563... 
*/
 
*/
 
 
 
 
 
section mc
 
section mc
 
  enabled = 1
 
  enabled = 1
 
  baseaddr = 0x93000000
 
  baseaddr = 0x93000000
 
  POC = 0x00000008                 /* Power on configuration register */
 
  POC = 0x0000000a                 /* 32 bit SSRAM */
 
  index = 0
 
  index = 0
 
end
 
end
 
 
 
 
 
 
 
 
 
/* UART SECTION
 
/* UART SECTION
Line 706... Line 676... 
 
 
 
 
     irq = 
     irq = 
        ethernet mac IRQ level
 
        ethernet mac IRQ level
 
 
 
 
 
     rtx_type = 
     rtx_type = 
        use 0 - file interface, 1 - socket interface
 
        use 0 - file interface, 1 - socket interface. Note the socket
 
 
 
        interface must be configured at build time.
 
 
 
 
 
     rx_channel = 
     rx_channel = 
        DMA channel used for RX
 
        DMA channel used for RX
 
 
 
 
 
     tx_channel = 
     tx_channel =
Line 730... Line 701... 
*/
 
*/
 
 
 
 
 
section ethernet
 
section ethernet
 
  enabled = 1
 
  enabled = 1
 
  baseaddr = 0x92000000
 
  baseaddr = 0x92000000
 
  dma = 0
 
 
 
  irq = 4
 
  irq = 4
 
  rtx_type = 1
 
  rtx_type = 0
 
  tx_channel = 0
 
 
 
  rx_channel = 1
 
 
 
  rxfile = "eth0.rx"
 
  rxfile = "eth0.rx"
 
  txfile = "eth0.tx"
 
  txfile = "eth0.tx"
 
  sockif = "eth0"
 
  sockif = "eth0"
 
end
 
end
 
 
 
 
Line 795... Line 763... 
  refresh_rate = 100000
 
  refresh_rate = 100000
 
  filename = "primary"
 
  filename = "primary"
 
end
 
end
 
 
 
 
 
 
 
 
 
/* TICK TIMER SECTION
 
 
 
 
 
 
 
    This section configures tick timer
 
 
 
 
 
 
 
    enabled = 0/1
 
 
 
      whether tick timer is enabled
 
 
 
 
 
 
 
    irq = 
 
 
      irq number
 
 
 
*/
 
 
 
/*
 
 
 
section tick
 
 
 
  enabled = 1
 
 
 
  irq = 0
 
 
 
end
 
 
 
*/
 
 
 
 
 
 
 
/* FB SECTION
 
/* FB SECTION
 
 
 
 
 
    This section configures the frame buffer
 
    This section configures the frame buffer
 
 
 
 
 
    enabled = <0|1>
 
    enabled = <0|1>
 
      Enable/disable the peripheral.  By default if it is enabled.
 
      Enable/disable the peripheral.  By default if it is enabled.
 
 
 
 
 
    baseaddr = 
    baseaddr = 
      base address of frame buffer
 
      base address of frame buffer
 
 
 
 
 
    paladdr = 
 
 
      base address of first palette entry
 
 
 
 
 
 
 
    refresh_rate = 
    refresh_rate = 
      number of cycles between screen dumps
 
      number of cycles between screen dumps
 
 
 
 
 
    filename = ""
 
    filename = ""
 
      template name for generated names (e.g. "primary" produces "primary0023.bmp")
 
      template name for generated names (e.g. "primary" produces "primary0023.bmp")
Line 844... Line 792... 
 
 
 
 
/* KBD SECTION
 
/* KBD SECTION
 
 
 
 
 
    This section configures the PS/2 compatible keyboard
 
    This section configures the PS/2 compatible keyboard
 
 
 
 
 
 
 
    enabled = <0|1>
 
 
 
      Enable/disable the peripheral.  By default if it is enabled.
 
 
 
 
 
    baseaddr = 
    baseaddr = 
      base address of the keyboard device
 
      base address of the keyboard device
 
 
 
 
 
 
 
    irq = 
 
 
      irq number for this device
 
 
 
 
 
    rxfile = ""
 
    rxfile = ""
 
      filename, where to read data from
 
      filename, where to read data from
 
*/
 
*/
 
 
 
 
 
section kbd
 
section kbd
 
  enabled = 1
 
  enabled = 1
 
  irq = 5
 
 
 
  baseaddr = 0x94000000
 
  baseaddr = 0x94000000
 
 
 
  irq = 5
 
  rxfile = "kbd.rx"
 
  rxfile = "kbd.rx"
 
end
 
end
 
 
 
 
 
 
 
 
 
/* ATA SECTION
 
/* ATA SECTION
 
 
 
 
 
    This section configures the ATA/ATAPI host controller
 
    This section configures the ATA/ATAPI host controller
 
 
 
 
 
 
 
      enabled = <0|1>
 
 
 
        Enable/disable the peripheral.  By default it is enabled.
 
 
 
 
 
      baseaddr = 
      baseaddr = 
        address of first ATA register
 
        address of first ATA register
 
 
 
 
 
      enabled = <0|1>
 
 
 
        Enable/disable the peripheral.  By default if it is enabled.
 
 
 
 
 
 
 
      irq = 
      irq = 
        irq number for this device
 
        irq number for this device
 
 
 
 
 
      dev_id = 1/2/3
 
      dev_id = 1/2/3
 
        Which OCIDEC version to imitate
 
        Which OCIDEC version to imitate

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.